Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r162-smll-177961107900402.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is LamportFastMutEx-PT-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r162-smll-177961107900402
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 744K
-rw-r--r-- 1 mcc users 12K Mar 7 16:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Mar 7 16:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Mar 7 16:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 92K Mar 7 16:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 3 18:30 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Mar 3 18:30 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.2K Mar 15 11:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 37K Mar 15 11:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Mar 15 11:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 40K Mar 15 11:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Mar 7 16:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Mar 7 16:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 25K Mar 7 16:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 146K Mar 7 16:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Mar 15 11:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.1K Mar 15 11:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 77K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-00
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-01
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-02
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-03
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-04
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-05
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-06
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-07
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-08
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-09
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-10
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-11
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-12
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-13
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-14
FORMULA_NAME LamportFastMutEx-PT-3-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1779875020082

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-PT-3
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
CTLFireability PT
Running Version 202604301425
[2026-05-27 09:43:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-27 09:43:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-27 09:43:42] [INFO ] Load time of PNML (sax parser for PT used): 148 ms
[2026-05-27 09:43:42] [INFO ] Transformed 100 places.
[2026-05-27 09:43:42] [INFO ] Transformed 156 transitions.
[2026-05-27 09:43:42] [INFO ] Found NUPN structural information;
[2026-05-27 09:43:42] [INFO ] Completing missing partition info from NUPN : creating a component with [P_start_1_0, P_start_1_1, P_start_1_2, P_start_1_3, P_b_0_false, P_b_0_true, P_b_1_false, P_b_1_true, P_b_2_false, P_b_2_true, P_b_3_false, P_b_3_true, P_setx_3_0, P_setx_3_1, P_setx_3_2, P_setx_3_3, P_setbi_5_0, P_setbi_5_1, P_setbi_5_2, P_setbi_5_3, P_ify0_4_0, P_ify0_4_1, P_ify0_4_2, P_ify0_4_3, P_sety_9_0, P_sety_9_1, P_sety_9_2, P_sety_9_3, P_ifxi_10_0, P_ifxi_10_1, P_ifxi_10_2, P_ifxi_10_3, P_setbi_11_0, P_setbi_11_1, P_setbi_11_2, P_setbi_11_3, P_fordo_12_0, P_fordo_12_1, P_fordo_12_2, P_fordo_12_3, P_wait_0_0, P_wait_0_1, P_wait_0_2, P_wait_0_3, P_wait_1_0, P_wait_1_1, P_wait_1_2, P_wait_1_3, P_wait_2_0, P_wait_2_1, P_wait_2_2, P_wait_2_3, P_wait_3_0, P_wait_3_1, P_wait_3_2, P_wait_3_3, P_await_13_0, P_await_13_1, P_await_13_2, P_await_13_3, P_done_0_0, P_done_0_1, P_done_0_2, P_done_0_3, P_done_1_0, P_done_1_1, P_done_1_2, P_done_1_3, P_done_2_0, P_done_2_1, P_done_2_2, P_done_2_3, P_done_3_0, P_done_3_1, P_done_3_2, P_done_3_3, P_ifyi_15_0, P_ifyi_15_1, P_ifyi_15_2, P_ifyi_15_3, P_awaity_0, P_awaity_1, P_awaity_2, P_awaity_3, P_CS_21_0, P_CS_21_1, P_CS_21_2, P_CS_21_3, P_setbi_24_0, P_setbi_24_1, P_setbi_24_2, P_setbi_24_3]
[2026-05-27 09:43:42] [INFO ] Parsed PT model containing 100 places and 156 transitions and 664 arcs in 362 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 34 ms.
Deduced a syphon composed of 29 places in 1 ms
Reduce places removed 29 places and 42 transitions.
Support contains 69 out of 71 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 114/114 transitions.
Applied a total of 0 rules in 13 ms. Remains 71 /71 variables (removed 0) and now considering 114/114 (removed 0) transitions.
[2026-05-27 09:43:43] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-15902850353954950619.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-15758323981295161773.kers'
[2026-05-27 09:43:43] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-15902850353954950619.kers, --Pflows, --basisKERS=/tmp/petrispot-output-15758323981295161773.kers]
Culling duplicate invariants (modulo rational): removing 3 columns.
Culled 3 columns in 0 ms.
// Phase 1: matrix 96 rows 68 cols 276 entries
Finished phase 1 with 54 SingleSign rule and 0 generalized
[2026-05-27 09:43:43] [INFO ] Computed 17 invariants in 0 ms
Computed 17 P flows in 2 ms.
Exported basis to /tmp/petrispot-output-15758323981295161773.kers
Total runtime 2 ms.
[2026-05-27 09:43:43] [INFO ] Implicit Places using invariants in 309 ms returned []
[2026-05-27 09:43:43] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
[2026-05-27 09:43:43] [INFO ] Invariant cache hit.
[2026-05-27 09:43:43] [INFO ] State equation strengthened by 27 read => feed constraints.
[2026-05-27 09:43:43] [INFO ] Implicit Places using invariants and state equation in 236 ms returned []
Implicit Place search using SMT with State Equation took 602 ms to find 0 implicit places.
Running 111 sub problems to find dead transitions.
[2026-05-27 09:43:43] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
[2026-05-27 09:43:43] [INFO ] Invariant cache hit.
[2026-05-27 09:43:43] [INFO ] State equation strengthened by 27 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/71 variables, 71/71 constraints. Problems are: Problem set: 0 solved, 111 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/71 variables, 17/88 constraints. Problems are: Problem set: 0 solved, 111 unsolved
Problem TDEAD1 is UNSAT
Problem TDEAD3 is UNSAT
Problem TDEAD5 is UNSAT
Problem TDEAD18 is UNSAT
Problem TDEAD22 is UNSAT
Problem TDEAD26 is UNSAT
Problem TDEAD27 is UNSAT
Problem TDEAD29 is UNSAT
Problem TDEAD31 is UNSAT
Problem TDEAD40 is UNSAT
Problem TDEAD45 is UNSAT
Problem TDEAD50 is UNSAT
Problem TDEAD51 is UNSAT
Problem TDEAD54 is UNSAT
Problem TDEAD57 is UNSAT
Problem TDEAD60 is UNSAT
Problem TDEAD62 is UNSAT
Problem TDEAD1 is UNSAT
Problem TDEAD3 is UNSAT
Problem TDEAD5 is UNSAT
Problem TDEAD18 is UNSAT
Problem TDEAD22 is UNSAT
Problem TDEAD26 is UNSAT
Problem TDEAD27 is UNSAT
Problem TDEAD29 is UNSAT
Problem TDEAD31 is UNSAT
Problem TDEAD40 is UNSAT
Problem TDEAD45 is UNSAT
Problem TDEAD50 is UNSAT
Problem TDEAD51 is UNSAT
Problem TDEAD54 is UNSAT
Problem TDEAD57 is UNSAT
Problem TDEAD60 is UNSAT
Problem TDEAD62 is UNSAT
Problem TDEAD64 is UNSAT
At refinement iteration 2 (INCLUDED_ONLY) 0/71 variables, 20/108 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/71 variables, 17/125 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/71 variables, 3/128 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/71 variables, 2/130 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/71 variables, 0/130 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 7 (OVERLAPS) 96/167 variables, 71/201 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/167 variables, 27/228 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/167 variables, 2/230 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/167 variables, 0/230 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 11 (OVERLAPS) 0/167 variables, 0/230 constraints. Problems are: Problem set: 18 solved, 93 unsolved
No progress, stopping.
After SMT solving in domain Real declared 167/167 variables, and 230 constraints, problems are : Problem set: 18 solved, 93 unsolved in 12162 ms.
Refiners :[Domain max(s): 71/71 constraints, Positive P Invariants (semi-flows): 17/17 constraints, State Equation: 71/71 constraints, ReadFeed: 27/27 constraints, PredecessorRefiner: 111/111 constraints, Known Traps: 44/44 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 18 solved, 93 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/68 variables, 68/68 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/68 variables, 5/73 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/68 variables, 27/100 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/68 variables, 0/100 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 4 (OVERLAPS) 3/71 variables, 12/112 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/71 variables, 3/115 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/71 variables, 17/132 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/71 variables, 0/132 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 8 (OVERLAPS) 96/167 variables, 71/203 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/167 variables, 27/230 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/167 variables, 93/323 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/167 variables, 1/324 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/167 variables, 1/325 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/167 variables, 2/327 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/167 variables, 1/328 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 15 (INCLUDED_ONLY) 0/167 variables, 0/328 constraints. Problems are: Problem set: 18 solved, 93 unsolved
At refinement iteration 16 (OVERLAPS) 0/167 variables, 0/328 constraints. Problems are: Problem set: 18 solved, 93 unsolved
No progress, stopping.
After SMT solving in domain Int declared 167/167 variables, and 328 constraints, problems are : Problem set: 18 solved, 93 unsolved in 21944 ms.
Refiners :[Domain max(s): 71/71 constraints, Positive P Invariants (semi-flows): 17/17 constraints, State Equation: 71/71 constraints, ReadFeed: 27/27 constraints, PredecessorRefiner: 93/111 constraints, Known Traps: 48/48 constraints, Known Traps Along Path: 1/1 constraints]
After SMT, in 34263ms problems are : Problem set: 18 solved, 93 unsolved
Search for dead transitions found 18 dead transitions in 34285ms
Found 18 dead transitions using SMT.
Drop transitions (Dead Transitions using SMT only with invariants) removed 18 transitions
Dead transitions reduction (with SMT) removed 18 transitions
Starting structural reductions in LTL mode, iteration 1 : 71/71 places, 96/114 transitions.
Applied a total of 0 rules in 1 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 34960 ms. Remains : 71/71 places, 96/114 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 1 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:44:18] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-3296110486066895643.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-3339824279709870263.kers'
[2026-05-27 09:44:18] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-3296110486066895643.kers, --Pflows, --basisKERS=/tmp/petrispot-output-3339824279709870263.kers]
Culling duplicate invariants (modulo rational): removing 3 columns.
Culled 3 columns in 0 ms.
// Phase 1: matrix 84 rows 68 cols 252 entries
Finished phase 1 with 54 SingleSign rule and 0 generalized
[2026-05-27 09:44:18] [INFO ] Computed 17 invariants in 0 ms
Computed 17 P flows in 0 ms.
Exported basis to /tmp/petrispot-output-3339824279709870263.kers
Total runtime 0 ms.
[2026-05-27 09:44:18] [INFO ] Implicit Places using invariants in 47 ms returned []
[2026-05-27 09:44:18] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:44:18] [INFO ] Invariant cache hit.
[2026-05-27 09:44:18] [INFO ] State equation strengthened by 24 read => feed constraints.
[2026-05-27 09:44:18] [INFO ] Implicit Places using invariants and state equation in 87 ms returned []
Implicit Place search using SMT with State Equation took 136 ms to find 0 implicit places.
Running 93 sub problems to find dead transitions.
[2026-05-27 09:44:18] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:44:18] [INFO ] Invariant cache hit.
[2026-05-27 09:44:18] [INFO ] State equation strengthened by 24 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/68 variables, 68/68 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/68 variables, 5/73 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/68 variables, 0/73 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 3 (OVERLAPS) 3/71 variables, 12/85 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/71 variables, 3/88 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/71 variables, 20/108 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/71 variables, 13/121 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/71 variables, 2/123 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/71 variables, 2/125 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/71 variables, 0/125 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 10 (OVERLAPS) 84/155 variables, 71/196 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/155 variables, 24/220 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/155 variables, 2/222 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/155 variables, 0/222 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 14 (OVERLAPS) 0/155 variables, 0/222 constraints. Problems are: Problem set: 0 solved, 93 unsolved
No progress, stopping.
After SMT solving in domain Real declared 155/155 variables, and 222 constraints, problems are : Problem set: 0 solved, 93 unsolved in 11825 ms.
Refiners :[Domain max(s): 71/71 constraints, Positive P Invariants (semi-flows): 17/17 constraints, State Equation: 71/71 constraints, ReadFeed: 24/24 constraints, PredecessorRefiner: 93/93 constraints, Known Traps: 39/39 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 93 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/68 variables, 68/68 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/68 variables, 5/73 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/68 variables, 25/98 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/68 variables, 0/98 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 4 (OVERLAPS) 3/71 variables, 12/110 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/71 variables, 3/113 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/71 variables, 14/127 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/71 variables, 3/130 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/71 variables, 1/131 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/71 variables, 0/131 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 10 (OVERLAPS) 84/155 variables, 71/202 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/155 variables, 24/226 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/155 variables, 93/319 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/155 variables, 1/320 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/155 variables, 0/320 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 15 (OVERLAPS) 0/155 variables, 1/321 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 16 (INCLUDED_ONLY) 0/155 variables, 0/321 constraints. Problems are: Problem set: 0 solved, 93 unsolved
At refinement iteration 17 (OVERLAPS) 0/155 variables, 0/321 constraints. Problems are: Problem set: 0 solved, 93 unsolved
No progress, stopping.
After SMT solving in domain Int declared 155/155 variables, and 321 constraints, problems are : Problem set: 0 solved, 93 unsolved in 21076 ms.
Refiners :[Domain max(s): 71/71 constraints, Positive P Invariants (semi-flows): 17/17 constraints, State Equation: 71/71 constraints, ReadFeed: 24/24 constraints, PredecessorRefiner: 93/93 constraints, Known Traps: 44/44 constraints, Known Traps Along Path: 1/1 constraints]
After SMT, in 32926ms problems are : Problem set: 0 solved, 93 unsolved
Search for dead transitions found 0 dead transitions in 32927ms
Finished structural reductions in LTL mode , in 1 iterations and 33067 ms. Remains : 71/71 places, 96/96 transitions.
Support contains 69 out of 71 places after structural reductions.
[2026-05-27 09:44:51] [INFO ] Flatten gal took : 62 ms
[2026-05-27 09:44:51] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2026-05-27 09:44:51] [INFO ] Flatten gal took : 31 ms
[2026-05-27 09:44:51] [INFO ] Input system was already deterministic with 96 transitions.
RANDOM walk for 40000 steps (8 resets) in 1997 ms. (20 steps per ms) remains 5/35 properties
BEST_FIRST walk for 40003 steps (8 resets) in 741 ms. (53 steps per ms) remains 5/5 properties
BEST_FIRST walk for 40003 steps (8 resets) in 151 ms. (263 steps per ms) remains 5/5 properties
BEST_FIRST walk for 40003 steps (8 resets) in 134 ms. (296 steps per ms) remains 5/5 properties
BEST_FIRST walk for 40003 steps (8 resets) in 179 ms. (222 steps per ms) remains 5/5 properties
BEST_FIRST walk for 40002 steps (8 resets) in 143 ms. (277 steps per ms) remains 5/5 properties
[2026-05-27 09:44:52] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:44:52] [INFO ] Invariant cache hit.
[2026-05-27 09:44:52] [INFO ] State equation strengthened by 24 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/19 variables, 19/19 constraints. Problems are: Problem set: 0 solved, 5 unsolved
Problem AtomicPropp22 is UNSAT
At refinement iteration 1 (INCLUDED_ONLY) 0/19 variables, 1/20 constraints. Problems are: Problem set: 1 solved, 4 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/19 variables, 0/20 constraints. Problems are: Problem set: 1 solved, 4 unsolved
At refinement iteration 3 (OVERLAPS) 50/69 variables, 15/35 constraints. Problems are: Problem set: 1 solved, 4 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/69 variables, 50/85 constraints. Problems are: Problem set: 1 solved, 4 unsolved
Problem AtomicPropp23 is UNSAT
Problem AtomicPropp24 is UNSAT
Problem AtomicPropp34 is UNSAT
At refinement iteration 5 (INCLUDED_ONLY) 0/69 variables, 4/89 constraints. Problems are: Problem set: 4 solved, 1 unsolved
All remaining problems are real, not stopping.
At refinement iteration 6 (INCLUDED_ONLY) 0/69 variables, 0/89 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 7 (OVERLAPS) 84/153 variables, 69/158 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/153 variables, 24/182 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/153 variables, 0/182 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 10 (OVERLAPS) 2/155 variables, 2/184 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/155 variables, 2/186 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/155 variables, 1/187 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/155 variables, 0/187 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 14 (OVERLAPS) 0/155 variables, 0/187 constraints. Problems are: Problem set: 4 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 155/155 variables, and 187 constraints, problems are : Problem set: 4 solved, 1 unsolved in 346 ms.
Refiners :[Domain max(s): 71/71 constraints, Positive P Invariants (semi-flows): 17/17 constraints, State Equation: 71/71 constraints, ReadFeed: 24/24 constraints, PredecessorRefiner: 5/5 constraints, Known Traps: 4/4 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 4 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/10 variables, 10/10 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/10 variables, 1/11 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/10 variables, 0/11 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 51/61 variables, 12/23 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/61 variables, 51/74 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/61 variables, 0/74 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 6 (OVERLAPS) 84/145 variables, 61/135 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/145 variables, 24/159 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/145 variables, 0/159 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 9 (OVERLAPS) 10/155 variables, 10/169 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/155 variables, 10/179 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/155 variables, 4/183 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/155 variables, 1/184 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/155 variables, 4/188 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/155 variables, 1/189 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 15 (INCLUDED_ONLY) 0/155 variables, 0/189 constraints. Problems are: Problem set: 4 solved, 1 unsolved
At refinement iteration 16 (OVERLAPS) 0/155 variables, 0/189 constraints. Problems are: Problem set: 4 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Int declared 155/155 variables, and 189 constraints, problems are : Problem set: 4 solved, 1 unsolved in 262 ms.
Refiners :[Domain max(s): 71/71 constraints, Positive P Invariants (semi-flows): 17/17 constraints, State Equation: 71/71 constraints, ReadFeed: 24/24 constraints, PredecessorRefiner: 1/5 constraints, Known Traps: 5/5 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 619ms problems are : Problem set: 4 solved, 1 unsolved
Parikh walk visited 0 properties in 39 ms.
Support contains 10 out of 71 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 71/71 places, 96/96 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 68 transition count 93
Applied a total of 6 rules in 35 ms. Remains 68 /71 variables (removed 3) and now considering 93/96 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 35 ms. Remains : 68/71 places, 93/96 transitions.
RANDOM walk for 40000 steps (8 resets) in 334 ms. (119 steps per ms) remains 1/1 properties
BEST_FIRST walk for 40004 steps (8 resets) in 171 ms. (232 steps per ms) remains 1/1 properties
Probably explored full state space saw : 17255 states, properties seen :0
Probabilistic random walk after 68090 steps, saw 17255 distinct states, run finished after 284 ms. (steps per millisecond=239 ) properties seen :0
Explored full state space saw : 17255 states, properties seen :0
Exhaustive walk after 68090 steps, saw 17255 distinct states, run finished after 203 ms. (steps per millisecond=335 ) properties seen :0
Successfully simplified 5 atomic propositions for a total of 14 simplifications.
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2026-05-27 09:44:54] [INFO ] Flatten gal took : 18 ms
[2026-05-27 09:44:54] [INFO ] Flatten gal took : 20 ms
[2026-05-27 09:44:54] [INFO ] Input system was already deterministic with 96 transitions.
Computed a total of 1 stabilizing places and 3 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:44:54] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:44:54] [INFO ] Invariant cache hit.
[2026-05-27 09:44:54] [INFO ] Implicit Places using invariants in 118 ms returned [47, 48, 49]
Discarding 3 places :
Implicit Place search using SMT only with invariants took 123 ms to find 3 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 68/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 68 /68 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 129 ms. Remains : 68/71 places, 96/96 transitions.
[2026-05-27 09:44:54] [INFO ] Flatten gal took : 12 ms
[2026-05-27 09:44:54] [INFO ] Flatten gal took : 13 ms
[2026-05-27 09:44:54] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:44:54] [INFO ] Flatten gal took : 12 ms
[2026-05-27 09:44:54] [INFO ] Flatten gal took : 16 ms
[2026-05-27 09:44:54] [INFO ] Time to serialize gal into /tmp/CTLFireability4243219923410691484.gal : 7 ms
[2026-05-27 09:44:54] [INFO ] Time to serialize properties into /tmp/CTLFireability5426772614492150299.ctl : 4 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability4243219923410691484.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability5426772614492150299.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...283
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.410508,11960,2,2851,5,26842,6,0,370,37221,0


Converting to forward existential form...Done !
original formula: A(AX((((P_fordo_12_1==1)||(P_fordo_12_3==1))||(P_fordo_12_2==1))) U E(AG((EF(((((((y_3==1)&&(P_ifyi_15_2==1))||((y_3==1)&&(P_ifyi_15_1==1...1776
=> equivalent forward existential formula: [((Init * !(EG(!(E(!(E(TRUE U !((E(TRUE U ((((((y_3==1)&&(P_ifyi_15_2==1))||((y_3==1)&&(P_ifyi_15_1==1)))||(((y_...6830
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
(forward)formula 0,0,8.84621,229380,1,0,568,1.22914e+06,234,260,2692,1.29609e+06,579
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-00 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is FALSE !

***************************************

Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 1 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:03] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:03] [INFO ] Invariant cache hit.
[2026-05-27 09:45:03] [INFO ] Implicit Places using invariants in 106 ms returned [47, 48, 49]
Discarding 3 places :
Implicit Place search using SMT only with invariants took 107 ms to find 3 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 68/71 places, 96/96 transitions.
Applied a total of 0 rules in 1 ms. Remains 68 /68 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 111 ms. Remains : 68/71 places, 96/96 transitions.
[2026-05-27 09:45:03] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:03] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:03] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:03] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:03] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:03] [INFO ] Time to serialize gal into /tmp/CTLFireability7488483280157513033.gal : 3 ms
[2026-05-27 09:45:03] [INFO ] Time to serialize properties into /tmp/CTLFireability13638733594227567256.ctl : 1 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability7488483280157513033.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability13638733594227567256.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...284
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.266045,12064,2,2851,5,26842,6,0,370,37221,0


Converting to forward existential form...Done !
original formula: E(AF((!(((((((x_1==1)&&(P_ifxi_10_3==1))||((x_2==1)&&(P_ifxi_10_1==1)))||(((x_3==1)&&(P_ifxi_10_1==1))||((x_0==1)&&(P_ifxi_10_2==1))))||(...1016
=> equivalent forward existential formula: [(FwdU(Init,!(EG(!((!(((((((x_1==1)&&(P_ifxi_10_3==1))||((x_2==1)&&(P_ifxi_10_1==1)))||(((x_3==1)&&(P_ifxi_10_1=...1086
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
Using saturation style SCC detection
Using saturation style SCC detection
(forward)formula 0,1,9.52244,246740,1,0,747,1.27442e+06,230,365,2621,1.48952e+06,758
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-01 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is TRUE !

***************************************

Starting structural reductions in SI_CTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 7 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:13] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:13] [INFO ] Invariant cache hit.
[2026-05-27 09:45:13] [INFO ] Implicit Places using invariants in 97 ms returned []
[2026-05-27 09:45:13] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:13] [INFO ] Invariant cache hit.
[2026-05-27 09:45:13] [INFO ] State equation strengthened by 24 read => feed constraints.
[2026-05-27 09:45:13] [INFO ] Implicit Places using invariants and state equation in 231 ms returned []
Implicit Place search using SMT with State Equation took 331 ms to find 0 implicit places.
[2026-05-27 09:45:13] [INFO ] Redundant transitions in 4 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_CTL mode , in 1 iterations and 350 ms. Remains : 71/71 places, 96/96 transitions.
[2026-05-27 09:45:13] [INFO ] Flatten gal took : 11 ms
[2026-05-27 09:45:13] [INFO ] Flatten gal took : 13 ms
[2026-05-27 09:45:13] [INFO ] Input system was already deterministic with 96 transitions.
RANDOM walk for 89 steps (0 resets) in 5 ms. (14 steps per ms) remains 0/1 properties
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2026-05-27 09:45:13] [INFO ] Flatten gal took : 12 ms
[2026-05-27 09:45:13] [INFO ] Flatten gal took : 12 ms
[2026-05-27 09:45:13] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality17619408283305913037.gal : 2 ms
[2026-05-27 09:45:13] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality12698181831391548929.prop : 0 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality17619408283305913037.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality12698181831391548929.prop' '--nowitness' '--gen-order' 'FOLLOW'

ITS runner timed out or was interrupted.
ITS tools runner thread asked to quit. Dying gracefully.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:13] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:13] [INFO ] Invariant cache hit.
[2026-05-27 09:45:13] [INFO ] Implicit Places using invariants in 130 ms returned []
[2026-05-27 09:45:13] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:13] [INFO ] Invariant cache hit.
[2026-05-27 09:45:13] [INFO ] State equation strengthened by 24 read => feed constraints.
[2026-05-27 09:45:14] [INFO ] Implicit Places using invariants and state equation in 225 ms returned []
Implicit Place search using SMT with State Equation took 363 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 365 ms. Remains : 71/71 places, 96/96 transitions.
[2026-05-27 09:45:14] [INFO ] Flatten gal took : 10 ms
[2026-05-27 09:45:14] [INFO ] Flatten gal took : 11 ms
[2026-05-27 09:45:14] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:14] [INFO ] Flatten gal took : 10 ms
[2026-05-27 09:45:14] [INFO ] Flatten gal took : 10 ms
[2026-05-27 09:45:14] [INFO ] Time to serialize gal into /tmp/CTLFireability14374410112473869517.gal : 2 ms
[2026-05-27 09:45:14] [INFO ] Time to serialize properties into /tmp/CTLFireability10837593647362502173.ctl : 2 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability14374410112473869517.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability10837593647362502173.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...285
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.368966,10676,2,2322,5,22275,6,0,382,31698,0


Converting to forward existential form...Done !
original formula: AG(EF((A(((((((y_2==1)&&(P_sety_9_1==1))||((y_0==1)&&(P_sety_9_2==1)))||(((y_0==1)&&(P_sety_9_3==1))||((y_2==1)&&(P_sety_9_2==1))))||((((...1912
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * !(E(TRUE U (!((E(!(!(((((((y_2==1)&&(P_sety_9_1==1))||((y_0==1)&&(P_sety_9_2==1)))||(((y_0==...2749
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
(forward)formula 0,1,2.0642,50336,1,0,327,238637,223,129,2734,248016,294
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is TRUE !

***************************************

Starting structural reductions in SI_CTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 5 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:16] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:16] [INFO ] Invariant cache hit.
[2026-05-27 09:45:16] [INFO ] Implicit Places using invariants in 76 ms returned []
[2026-05-27 09:45:16] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:16] [INFO ] Invariant cache hit.
[2026-05-27 09:45:16] [INFO ] State equation strengthened by 24 read => feed constraints.
[2026-05-27 09:45:16] [INFO ] Implicit Places using invariants and state equation in 131 ms returned []
Implicit Place search using SMT with State Equation took 210 ms to find 0 implicit places.
[2026-05-27 09:45:16] [INFO ] Redundant transitions in 3 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_CTL mode , in 1 iterations and 224 ms. Remains : 71/71 places, 96/96 transitions.
[2026-05-27 09:45:16] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:16] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:16] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:16] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:16] [INFO ] Flatten gal took : 7 ms
[2026-05-27 09:45:16] [INFO ] Time to serialize gal into /tmp/CTLFireability10794528779933473014.gal : 1 ms
[2026-05-27 09:45:16] [INFO ] Time to serialize properties into /tmp/CTLFireability14468689951736905904.ctl : 2 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability10794528779933473014.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability14468689951736905904.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...285
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.261299,10716,2,2322,5,22275,6,0,382,31698,0


Converting to forward existential form...Done !
original formula: AG((E(((((((((y_1==1)&&(P_ify0_4_1==1))||((y_1==1)&&(P_ify0_4_2==1)))||(((y_2==1)&&(P_ify0_4_1==1))||((y_3==1)&&(P_ify0_4_1==1))))||((((y...2839
=> equivalent forward existential formula: [FwdG((FwdU(Init,TRUE) * !(E(((((((((y_1==1)&&(P_ify0_4_1==1))||((y_1==1)&&(P_ify0_4_2==1)))||(((y_2==1)&&(P_ify...4397
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
Using saturation style SCC detection
(forward)formula 0,1,10.591,266852,1,0,718,1.53688e+06,242,347,2870,1.50294e+06,765
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-04 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is TRUE !

***************************************

ITS tools runner thread asked to quit. Dying gracefully.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:27] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:27] [INFO ] Invariant cache hit.
[2026-05-27 09:45:27] [INFO ] Implicit Places using invariants in 81 ms returned []
[2026-05-27 09:45:27] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:27] [INFO ] Invariant cache hit.
[2026-05-27 09:45:27] [INFO ] State equation strengthened by 24 read => feed constraints.
[2026-05-27 09:45:27] [INFO ] Implicit Places using invariants and state equation in 152 ms returned []
Implicit Place search using SMT with State Equation took 233 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 236 ms. Remains : 71/71 places, 96/96 transitions.
[2026-05-27 09:45:27] [INFO ] Flatten gal took : 9 ms
[2026-05-27 09:45:27] [INFO ] Flatten gal took : 9 ms
[2026-05-27 09:45:27] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:27] [INFO ] Flatten gal took : 10 ms
[2026-05-27 09:45:27] [INFO ] Flatten gal took : 10 ms
[2026-05-27 09:45:27] [INFO ] Time to serialize gal into /tmp/CTLFireability17040142745292938768.gal : 2 ms
[2026-05-27 09:45:27] [INFO ] Time to serialize properties into /tmp/CTLFireability17531214796817765481.ctl : 1 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability17040142745292938768.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability17531214796817765481.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...285
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.362175,10688,2,2322,5,22275,6,0,382,31698,0


Converting to forward existential form...Done !
original formula: AG(!(E(((((((P_b_3_false==1)&&(P_setbi_24_3==1))||((P_start_1_2==1)&&(P_b_2_true==1)))||(((P_start_1_2==1)&&(P_b_2_false==1))||((P_start_...1022
=> equivalent forward existential formula: [(FwdU(EY(FwdU(FwdU(Init,TRUE),((((((P_b_3_false==1)&&(P_setbi_24_3==1))||((P_start_1_2==1)&&(P_b_2_true==1)))||...1072
Hit Full ! (commute/partial/dont) 57/0/39
Hit Full ! (commute/partial/dont) 48/0/48
(forward)formula 0,0,0.580691,12008,1,0,10,33902,22,1,968,42372,8
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-05 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is FALSE !

***************************************

Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:28] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:28] [INFO ] Invariant cache hit.
[2026-05-27 09:45:28] [INFO ] Implicit Places using invariants in 80 ms returned []
[2026-05-27 09:45:28] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:28] [INFO ] Invariant cache hit.
[2026-05-27 09:45:28] [INFO ] State equation strengthened by 24 read => feed constraints.
[2026-05-27 09:45:28] [INFO ] Implicit Places using invariants and state equation in 152 ms returned []
Implicit Place search using SMT with State Equation took 234 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 236 ms. Remains : 71/71 places, 96/96 transitions.
[2026-05-27 09:45:28] [INFO ] Flatten gal took : 9 ms
[2026-05-27 09:45:28] [INFO ] Flatten gal took : 11 ms
[2026-05-27 09:45:28] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:28] [INFO ] Flatten gal took : 11 ms
[2026-05-27 09:45:28] [INFO ] Flatten gal took : 10 ms
[2026-05-27 09:45:28] [INFO ] Time to serialize gal into /tmp/CTLFireability4482315020902477251.gal : 3 ms
[2026-05-27 09:45:28] [INFO ] Time to serialize properties into /tmp/CTLFireability6072571883014185.ctl : 3 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability4482315020902477251.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability6072571883014185.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...280
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.365057,10708,2,2322,5,22275,6,0,382,31698,0


Converting to forward existential form...Done !
original formula: (E((EF(((AG((((((P_await_13_1==1)&&(P_done_1_1==1))&&((P_done_1_2==1)&&(P_done_1_3==1)))||(((P_await_13_2==1)&&(P_done_2_1==1))&&((P_done...4269
=> equivalent forward existential formula: ([((EY(FwdU(Init,(E(TRUE U ((!(E(TRUE U !((((((P_await_13_1==1)&&(P_done_1_1==1))&&((P_done_1_2==1)&&(P_done_1_3...5126
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
(forward)formula 0,0,4.26859,112584,1,0,456,593712,238,186,2801,607187,473
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is FALSE !

***************************************

Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:32] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:32] [INFO ] Invariant cache hit.
[2026-05-27 09:45:32] [INFO ] Implicit Places using invariants in 115 ms returned [47, 48, 49]
Discarding 3 places :
Implicit Place search using SMT only with invariants took 116 ms to find 3 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 68/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 68 /68 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 120 ms. Remains : 68/71 places, 96/96 transitions.
[2026-05-27 09:45:32] [INFO ] Flatten gal took : 5 ms
[2026-05-27 09:45:32] [INFO ] Flatten gal took : 4 ms
[2026-05-27 09:45:32] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:32] [INFO ] Flatten gal took : 5 ms
[2026-05-27 09:45:32] [INFO ] Flatten gal took : 8 ms
[2026-05-27 09:45:32] [INFO ] Time to serialize gal into /tmp/CTLFireability7960643186606341869.gal : 1 ms
[2026-05-27 09:45:32] [INFO ] Time to serialize properties into /tmp/CTLFireability12066384501075784165.ctl : 0 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability7960643186606341869.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability12066384501075784165.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...284
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.390559,12096,2,2851,5,26842,6,0,370,37221,0


Converting to forward existential form...Done !
original formula: EF(EX(AG(((((x_1==1)&&(P_ifxi_10_1==1))||((x_2==1)&&(P_ifxi_10_2==1)))||((x_3==1)&&(P_ifxi_10_3==1))))))
=> equivalent forward existential formula: [(EY(FwdU(Init,TRUE)) * !(E(TRUE U !(((((x_1==1)&&(P_ifxi_10_1==1))||((x_2==1)&&(P_ifxi_10_2==1)))||((x_3==1)&&(...186
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
(forward)formula 0,0,1.25289,33592,1,0,253,134531,211,95,2484,143681,199
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-07 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is FALSE !

***************************************

ITS tools runner thread asked to quit. Dying gracefully.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 1 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:34] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:34] [INFO ] Invariant cache hit.
[2026-05-27 09:45:34] [INFO ] Implicit Places using invariants in 103 ms returned [48, 49]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 104 ms to find 2 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 69/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 69 /69 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 107 ms. Remains : 69/71 places, 96/96 transitions.
[2026-05-27 09:45:34] [INFO ] Flatten gal took : 4 ms
[2026-05-27 09:45:34] [INFO ] Flatten gal took : 4 ms
[2026-05-27 09:45:34] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:34] [INFO ] Flatten gal took : 4 ms
[2026-05-27 09:45:34] [INFO ] Flatten gal took : 4 ms
[2026-05-27 09:45:34] [INFO ] Time to serialize gal into /tmp/CTLFireability11441583850771677415.gal : 1 ms
[2026-05-27 09:45:34] [INFO ] Time to serialize properties into /tmp/CTLFireability17493908832751189177.ctl : 0 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability11441583850771677415.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability17493908832751189177.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...285
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.358668,12272,2,2906,5,26124,6,0,374,38270,0


Converting to forward existential form...Done !
original formula: E(A(EF((EX(((P_b_2_true==1)&&(P_setbi_5_2==1))) + ((P_b_1_true==1)&&(P_setbi_5_1==1)))) U !((((P_b_2_true==1)&&(P_setbi_24_2==1)) + AF(((...244
=> equivalent forward existential formula: [(FwdU(Init,!((E(!(!((((P_b_2_true==1)&&(P_setbi_24_2==1)) + !(EG(!(((y_2==1)&&(P_ify0_4_1==1)))))))) U (!(E(TRU...493
Reverse transition relation is NOT exact ! Due to transitions t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13, t14, t21, t22, t23, t24, t25, t26, t30, t31, ...438
Using saturation style SCC detection
(forward)formula 0,1,6.63867,171936,1,0,574,796469,231,288,2633,1.01968e+06,564
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is TRUE !

***************************************

ITS tools runner thread asked to quit. Dying gracefully.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2026-05-27 09:45:41] [INFO ] Flow matrix only has 84 transitions (discarded 12 similar events)
[2026-05-27 09:45:41] [INFO ] Invariant cache hit.
[2026-05-27 09:45:41] [INFO ] Implicit Places using invariants in 110 ms returned [47, 48, 49]
Discarding 3 places :
Implicit Place search using SMT only with invariants took 111 ms to find 3 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 68/71 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 68 /68 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 115 ms. Remains : 68/71 places, 96/96 transitions.
[2026-05-27 09:45:41] [INFO ] Flatten gal took : 3 ms
[2026-05-27 09:45:41] [INFO ] Flatten gal took : 3 ms
[2026-05-27 09:45:41] [INFO ] Input system was already deterministic with 96 transitions.
[2026-05-27 09:45:41] [INFO ] Flatten gal took : 4 ms
[2026-05-27 09:45:41] [INFO ] Flatten gal took : 3 ms
[2026-05-27 09:45:41] [INFO ] Time to serialize gal into /tmp/CTLFireability2741045592936825076.gal : 1 ms
[2026-05-27 09:45:41] [INFO ] Time to serialize properties into /tmp/CTLFireability12162550014939703096.ctl : 0 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/CTLFireability2741045592936825076.gal' '-t' 'CGAL' '-ctl' '/tmp/CTLFireability12162550014939703096.ctl' '--gen-order' 'FOLLOW'

its-ctl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -...284
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.251984,12072,2,2851,5,26842,6,0,370,37221,0


Converting to forward existential form...Done !
original formula: EX(EF(((y_3==1)&&(P_ifyi_15_1==1))))
=> equivalent forward existential formula: [(FwdU(EY(Init),TRUE) * ((y_3==1)&&(P_ifyi_15_1==1)))] != FALSE
(forward)formula 0,1,0.454878,14636,1,0,9,33226,9,1,745,49197,4
FORMULA LamportFastMutEx-PT-3-CTLFireability-2024-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is TRUE !

***************************************

ITS tools runner thread asked to quit. Dying gracefully.
[2026-05-27 09:45:41] [INFO ] Flatten gal took : 3 ms
[2026-05-27 09:45:41] [INFO ] Flatten gal took : 3 ms
Total runtime 119140 ms.

BK_STOP 1779875141673

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is LamportFastMutEx-PT-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r162-smll-177961107900402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-3.tgz
mv LamportFastMutEx-PT-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;