Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r150-tall-177961076500302.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool TY
Input is GPPP-PT-C0010N0000000100, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r150-tall-177961076500302
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 7.4K Mar 7 11:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Mar 7 11:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Mar 7 11:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 7 11:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 3 18:30 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 3 18:30 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Mar 15 10:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 15 10:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 15 10:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 15 10:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Mar 7 11:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 146K Mar 7 11:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Mar 7 11:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Mar 7 11:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 15 10:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 15 10:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 1 Mar 3 18:30 large_marking
-rw-r--r-- 1 mcc users 21K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-00
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-01
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-02
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-03
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-04
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-05
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-06
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-07
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-08
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-09
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-10
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-11
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-12
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-13
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-14
FORMULA_NAME GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1780175336451

FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-00 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-01 FALSE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-02 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-04 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-05 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-06 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-08 FALSE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-09 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-10 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-11 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-12 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-13 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-14 TRUE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-15 FALSE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-03 FALSE TECHNIQUES EXPLICIT
FORMULA GPPP-PT-C0010N0000000100-ReachabilityCardinality-2024-07 TRUE TECHNIQUES EXPLICIT

BK_STOP 1780175539408

--------------------
content from stderr:

TY MCC
Host: mcc2026
BK_TOOL: TY
Input: /home/mcc/execution
Examination: ReachabilityCardinality
Threads: 4
Storage: /tmp/ty-mcc-storage
Fingerprint set backend: cas
Backend evidence: /tmp/ty-mcc-storage/backend-capability.jsonl
auto-sized (FingerprintOnly): 33 places (27 packed, 174B exact) × 8B/place max = 222B/state → primary_capacity=359640064 state_limit=unbounded
IntelligenceBus: LP seeded 33 place bounds
IntelligenceBus: published 8 P-invariant constraints
BMC: ay not found, skipping bounded model checking
LP state equation seeded 14/16 reachability verdicts
MCC reachability_answer_lane_summary lane=post_smt_witness_bfs status=incomplete stop_reason=state_cap skip_reason=none property_count=16 residual_before=2 seeded=1 unresolved_after=1 visited_states=123773 configured_max_states=200000 effective_max_states=169466 phase_cap_ms=2000 completed=false elapsed_ms=474
AIGER encoding: 168 latches, 22 transitions, 30 constraints
preprocess: timeout (145.6s) — skipping remaining phases
preprocess: latches 168->167->167 inputs 21->21->21 gates 3126->3124->2655 clauses 9821->7965 const_elim=0 scorr_elim=0(iters=0) frts_elim=0 bve_elim=0 frts_bve_iters=0 rewrite_elim=0 dag_rewrite_elim=0 refactor_elim=0 synthesis(rounds=0,gates=-0,depth=-0) ternary=0 ternary_sim=1 renumber=661
Compaction: max_var 2843->2843 (0% reduction)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3: 167 latches, 21 inputs, 30 constraints, 167 init_clauses, 7965 trans_clauses, 1 bad (trans/latch: 47.7x, constraint/latch: 0.2x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 depth=3 lemmas=[0, 2, 0] total=2 inf=0
BMC(geometric step=1): depth=13/50000 vars=39802 latches=167 elapsed=2.1s rate=6depth/s
BMC(step=1): depth=13/50000 vars=39802 latches=167 elapsed=2.3s rate=6depth/s
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 depth=3 lemmas=[0, 2, 0] total=2 inf=0
IC3 depth=3 lemmas=[0, 2, 0] total=2 inf=0
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 depth=3 lemmas=[0, 2, 0] total=2 inf=0
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 depth=3 lemmas=[0, 2, 0] total=2 inf=0
IC3 depth=3 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=3 blocked=11 natural_exit=false
IC3 depth=4 lemmas=[0, 2, 0, 0] total=2 inf=0
IC3 depth=3 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=3 blocked=11 natural_exit=false
IC3 depth=4 lemmas=[0, 2, 0, 0] total=2 inf=0
IC3 depth=3 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=3 blocked=11 natural_exit=false
IC3 depth=3 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=3 blocked=11 natural_exit=false
BMC(geometric step=1): depth=15/50000 vars=45488 latches=167 elapsed=4.3s rate=3depth/s
IC3 depth=3 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=3 blocked=11 natural_exit=false
IC3 depth=4 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=4 blocked=11 natural_exit=false
IC3 depth=5 lemmas=[0, 2, 0, 0, 0] total=2 inf=0
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 depth=3 lemmas=[0, 11, 0] total=11 inf=0
IC3 depth=4 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=4 blocked=11 natural_exit=false
IC3 depth=5 lemmas=[0, 2, 0, 0, 0] total=2 inf=0
IC3 bad cube seen 21 times across all depths (cube_len=167) — returning Unknown (#4139)
IC3 domain stats: consecution(restricted=46 fallback=0 rate=100.0%) mic(restricted=7 fallback=0 rate=100.0%) avg_coverage=89.4%
IC3 consecution stats: queries=42 unsat=3 sat=39 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=42 full_solver=0
IC3 bad cube seen 21 times across all depths (cube_len=167) — returning Unknown (#4139)
IC3 domain stats: consecution(restricted=46 fallback=0 rate=100.0%) mic(restricted=7 fallback=0 rate=100.0%) avg_coverage=89.4%
IC3 consecution stats: queries=42 unsat=3 sat=39 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=42 full_solver=0
lift: ternary prefilter removed 162/167 state lits
lift: ternary prefilter removed 161/167 state lits
IC3 depth=4 lemmas=[0, 6, 0, 0] total=6 inf=0
IC3 depth=2 bad cube repeated 11 times (cube_len=167) — advancing to next depth (#4139)
IC3 depth=2 blocked=12 natural_exit=false
IC3 domain stats: consecution(restricted=33 fallback=0 rate=100.0%) mic(restricted=51 fallback=0 rate=100.0%) avg_coverage=67.9%
IC3 consecution stats: queries=33 unsat=19 sat=13 unknown=1 verified=0 rejected=0 reject_rate=0.0% domain_restricted=33 full_solver=0
IC3 depth=2 blocked=6 natural_exit=true
IC3 domain stats: consecution(restricted=30 fallback=0 rate=100.0%) mic(restricted=48 fallback=0 rate=100.0%) avg_coverage=70.0%
IC3 consecution stats: queries=30 unsat=18 sat=12 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=30 full_solver=0
IC3 domain stats: consecution(restricted=38 fallback=0 rate=100.0%) mic(restricted=14 fallback=0 rate=100.0%) avg_coverage=83.3%
IC3 consecution stats: queries=32 unsat=3 sat=29 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=32 full_solver=0
IC3 domain stats: consecution(restricted=36 fallback=0 rate=100.0%) mic(restricted=56 fallback=0 rate=100.0%) avg_coverage=66.9%
IC3 consecution stats: queries=36 unsat=21 sat=15 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=36 full_solver=0
IC3 domain stats: consecution(restricted=10 fallback=0 rate=100.0%) mic(restricted=34 fallback=0 rate=100.0%) avg_coverage=69.9%
IC3 consecution stats: queries=10 unsat=6 sat=4 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=10 full_solver=0
IC3: rebuilt solver at frame 1 (cascading clone from frame 0)
IC3 domain stats: consecution(restricted=16 fallback=0 rate=100.0%) mic(restricted=33 fallback=0 rate=100.0%) avg_coverage=73.8%
IC3 consecution stats: queries=16 unsat=10 sat=6 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=16 full_solver=0
IC3 domain stats: consecution(restricted=6 fallback=0 rate=100.0%) mic(restricted=37 fallback=0 rate=100.0%) avg_coverage=75.8%
IC3 consecution stats: queries=6 unsat=4 sat=2 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=6 full_solver=0
IC3 domain stats: consecution(restricted=40 fallback=0 rate=100.0%) mic(restricted=16 fallback=0 rate=100.0%) avg_coverage=76.5%
IC3 consecution stats: queries=30 unsat=3 sat=27 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=30 full_solver=0
IC3 domain stats: consecution(restricted=25 fallback=0 rate=100.0%) mic(restricted=25 fallback=0 rate=100.0%) avg_coverage=80.8%
IC3 consecution stats: queries=25 unsat=6 sat=19 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=25 full_solver=0
IC3 domain stats: consecution(restricted=19 fallback=0 rate=100.0%) mic(restricted=22 fallback=0 rate=100.0%) avg_coverage=91.3%
IC3 consecution stats: queries=19 unsat=3 sat=16 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=19 full_solver=0
IC3: rebuilt solver at frame 1 (cascading clone from frame 0)
IC3 domain stats: consecution(restricted=40 fallback=0 rate=100.0%) mic(restricted=17 fallback=0 rate=100.0%) avg_coverage=76.5%
IC3 consecution stats: queries=30 unsat=3 sat=27 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=30 full_solver=0
IC3 domain stats: consecution(restricted=8 fallback=0 rate=100.0%) mic(restricted=34 fallback=0 rate=100.0%) avg_coverage=72.3%
IC3 consecution stats: queries=8 unsat=5 sat=3 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=8 full_solver=0
Portfolio: 3 thread(s) still running after 3s grace period — detaching (#4096)
Random walk seeded 1/16 reachability verdicts

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0010N0000000100"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="TY"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool TY"
echo " Input is GPPP-PT-C0010N0000000100, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r150-tall-177961076500302"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0010N0000000100.tgz
mv GPPP-PT-C0010N0000000100 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;