Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r130-smll-177955809000222.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is FireWire-PT-10, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r130-smll-177955809000222
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 7.8K Mar 7 05:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Mar 7 05:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Mar 7 05:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Mar 7 05:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 15 10:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Mar 15 10:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 15 10:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 15 10:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Mar 7 05:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Mar 7 05:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Mar 7 05:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 116K Mar 7 05:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 15 10:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 15 10:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 101K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-00
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-01
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-02
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-03
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-04
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-05
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-06
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-07
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-08
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-09
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-10
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-11
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-12
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-13
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-14
FORMULA_NAME FireWire-PT-10-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1779809728223

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FireWire-PT-10
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityCardinality PT
Running Version 202604301425
[2026-05-26 15:35:30] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-26 15:35:30] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-26 15:35:31] [INFO ] Load time of PNML (sax parser for PT used): 193 ms
[2026-05-26 15:35:31] [INFO ] Transformed 131 places.
[2026-05-26 15:35:31] [INFO ] Transformed 409 transitions.
[2026-05-26 15:35:31] [INFO ] Found NUPN structural information;
[2026-05-26 15:35:31] [INFO ] Parsed PT model containing 131 places and 409 transitions and 1529 arcs in 423 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 50 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 56 transitions
Reduce redundant transitions removed 56 transitions.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
RANDOM walk for 40000 steps (2282 resets) in 3024 ms. (13 steps per ms) remains 10/13 properties
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40004 steps (564 resets) in 758 ms. (52 steps per ms) remains 10/10 properties
[2026-05-26 15:35:32] [INFO ] Flatten gal took : 352 ms
BEST_FIRST walk for 40003 steps (592 resets) in 430 ms. (92 steps per ms) remains 10/10 properties
[2026-05-26 15:35:32] [INFO ] Flatten gal took : 197 ms
BEST_FIRST walk for 40002 steps (568 resets) in 692 ms. (57 steps per ms) remains 9/10 properties
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-07 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
[2026-05-26 15:35:32] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality2989689177382936321.gal : 93 ms
[2026-05-26 15:35:32] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality8620551688668018345.prop : 9 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality2989689177382936321.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality8620551688668018345.prop' '--nowitness' '--gen-order' 'FOLLOW'
BEST_FIRST walk for 40003 steps (592 resets) in 365 ms. (109 steps per ms) remains 9/9 properties

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...328
Loading property file /tmp/ReachabilityCardinality8620551688668018345.prop.
BEST_FIRST walk for 40003 steps (554 resets) in 429 ms. (93 steps per ms) remains 9/9 properties
SDD proceeding with computation,9 properties remain. new max is 4
SDD size :1 after 5
SDD proceeding with computation,9 properties remain. new max is 8
SDD size :5 after 6
SDD proceeding with computation,9 properties remain. new max is 16
SDD size :6 after 13
SDD proceeding with computation,9 properties remain. new max is 32
SDD size :13 after 24
SDD proceeding with computation,9 properties remain. new max is 64
SDD size :24 after 52
SDD proceeding with computation,9 properties remain. new max is 128
SDD size :52 after 123
SDD proceeding with computation,9 properties remain. new max is 256
SDD size :123 after 281
BEST_FIRST walk for 40004 steps (558 resets) in 696 ms. (57 steps per ms) remains 9/9 properties
SDD proceeding with computation,9 properties remain. new max is 512
SDD size :281 after 634
BEST_FIRST walk for 40004 steps (544 resets) in 133 ms. (298 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (524 resets) in 197 ms. (202 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40002 steps (579 resets) in 143 ms. (277 steps per ms) remains 9/9 properties
[2026-05-26 15:35:33] [INFO ] Flow matrix only has 321 transitions (discarded 32 similar events)
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-18303364216132749809.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-9384009968803473534.kers'
Reachability property FireWire-PT-10-ReachabilityCardinality-2024-11 is true.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,8 properties remain. new max is 512
[2026-05-26 15:35:33] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-18303364216132749809.kers, --Pflows, --basisKERS=/tmp/petrispot-output-9384009968803473534.kers]
SDD size :634 after 1798
Normalized transition count is 320 out of 321 initially.
Culled 0 columns in 0 ms.
// Phase 1: matrix 320 rows 131 cols 1101 entries
Finished phase 1 with 123 SingleSign rule and 0 generalized
[2026-05-26 15:35:33] [INFO ] Computed 8 invariants in 1 ms
Computed 8 P flows in 3 ms.
Exported basis to /tmp/petrispot-output-9384009968803473534.kers
Total runtime 3 ms.
[2026-05-26 15:35:33] [INFO ] State equation strengthened by 45 read => feed constraints.
Excessive predecessor constraint size, skipping predecessor.
SDD proceeding with computation,8 properties remain. new max is 1024
SDD size :1798 after 4063
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/73 variables, 73/73 constraints. Problems are: Problem set: 1 solved, 8 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/73 variables, 1/74 constraints. Problems are: Problem set: 1 solved, 8 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/73 variables, 0/74 constraints. Problems are: Problem set: 1 solved, 8 unsolved
Problem FireWire-PT-10-ReachabilityCardinality-2024-00 is UNSAT
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-00 FALSE TECHNIQUES SMT_REFINEMENT
Problem FireWire-PT-10-ReachabilityCardinality-2024-06 is UNSAT
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-06 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 3 (OVERLAPS) 56/129 variables, 7/81 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/129 variables, 56/137 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/129 variables, 0/137 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 6 (OVERLAPS) 320/449 variables, 129/266 constraints. Problems are: Problem set: 3 solved, 6 unsolved
SDD proceeding with computation,8 properties remain. new max is 2048
SDD size :4063 after 11844
At refinement iteration 7 (INCLUDED_ONLY) 0/449 variables, 44/310 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/449 variables, 0/310 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 9 (OVERLAPS) 2/451 variables, 2/312 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/451 variables, 2/314 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/451 variables, 0/314 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 12 (OVERLAPS) 1/452 variables, 1/315 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/452 variables, 0/315 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 14 (OVERLAPS) 0/452 variables, 0/315 constraints. Problems are: Problem set: 3 solved, 6 unsolved
No progress, stopping.
After SMT solving in domain Real declared 452/452 variables, and 315 constraints, problems are : Problem set: 3 solved, 6 unsolved in 1604 ms.
Refiners :[Domain max(s): 131/131 constraints, Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 131/131 constraints, ReadFeed: 45/45 constraints, PredecessorRefiner: 9/6 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 3 solved, 6 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/51 variables, 51/51 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/51 variables, 1/52 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/51 variables, 0/52 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 3 (OVERLAPS) 78/129 variables, 7/59 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/129 variables, 78/137 constraints. Problems are: Problem set: 3 solved, 6 unsolved
SDD proceeding with computation,8 properties remain. new max is 4096
SDD size :11844 after 26693
At refinement iteration 5 (INCLUDED_ONLY) 0/129 variables, 2/139 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/129 variables, 2/141 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/129 variables, 1/142 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/129 variables, 0/142 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 9 (OVERLAPS) 320/449 variables, 129/271 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/449 variables, 44/315 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/449 variables, 2/317 constraints. Problems are: Problem set: 3 solved, 6 unsolved
Invariant property FireWire-PT-10-ReachabilityCardinality-2024-15 does not hold.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 12 (INCLUDED_ONLY) 0/449 variables, 0/317 constraints. Problems are: Problem set: 4 solved, 5 unsolved
At refinement iteration 13 (OVERLAPS) 2/451 variables, 2/319 constraints. Problems are: Problem set: 4 solved, 5 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/451 variables, 2/321 constraints. Problems are: Problem set: 4 solved, 5 unsolved
At refinement iteration 15 (INCLUDED_ONLY) 0/451 variables, 1/322 constraints. Problems are: Problem set: 4 solved, 5 unsolved
Reachability property FireWire-PT-10-ReachabilityCardinality-2024-12 is true.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-10-ReachabilityCardinality-2024-09 does not hold.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-10-ReachabilityCardinality-2024-08 does not hold.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 16 (INCLUDED_ONLY) 0/451 variables, 2/324 constraints. Problems are: Problem set: 7 solved, 2 unsolved
At refinement iteration 17 (INCLUDED_ONLY) 0/451 variables, 0/324 constraints. Problems are: Problem set: 7 solved, 2 unsolved
At refinement iteration 18 (OVERLAPS) 1/452 variables, 1/325 constraints. Problems are: Problem set: 7 solved, 2 unsolved
At refinement iteration 19 (INCLUDED_ONLY) 0/452 variables, 0/325 constraints. Problems are: Problem set: 7 solved, 2 unsolved
At refinement iteration 20 (OVERLAPS) 0/452 variables, 0/325 constraints. Problems are: Problem set: 7 solved, 2 unsolved
No progress, stopping.
After SMT solving in domain Int declared 452/452 variables, and 325 constraints, problems are : Problem set: 7 solved, 2 unsolved in 4258 ms.
Refiners :[Domain max(s): 131/131 constraints, Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 131/131 constraints, ReadFeed: 45/45 constraints, PredecessorRefiner: 5/6 constraints, Known Traps: 7/7 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 6064ms problems are : Problem set: 7 solved, 2 unsolved
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-03 FALSE TECHNIQUES PARIKH_WALK
Parikh walk visited 1 properties in 184 ms.
Support contains 19 out of 131 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 131/131 places, 353/353 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 131 transition count 350
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 5 place count 129 transition count 346
Iterating global reduction 1 with 2 rules applied. Total rules applied 7 place count 129 transition count 346
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 9 place count 129 transition count 344
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 11 place count 128 transition count 343
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -4
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 15 place count 126 transition count 347
Drop transitions (Empty/Sink Transition effects.) removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 19 place count 126 transition count 343
Drop transitions (Redundant composition of simpler transitions.) removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 3 with 8 rules applied. Total rules applied 27 place count 126 transition count 335
Applied a total of 27 rules in 145 ms. Remains 126 /131 variables (removed 5) and now considering 335/353 (removed 18) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 157 ms. Remains : 126/131 places, 335/353 transitions.
RANDOM walk for 40000 steps (2196 resets) in 301 ms. (132 steps per ms) remains 1/1 properties
BEST_FIRST walk for 40002 steps (564 resets) in 198 ms. (201 steps per ms) remains 1/1 properties
Reachability property FireWire-PT-10-ReachabilityCardinality-2024-05 is true.
FORMULA FireWire-PT-10-ReachabilityCardinality-2024-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-10-ReachabilityCardinality-2024-03 does not hold.
Finished probabilistic random walk after 111746 steps, run visited all 1 properties in 472 ms. (steps per millisecond=236 )
Probabilistic random walk after 111746 steps, saw 25826 distinct states, run finished after 479 ms. (steps per millisecond=233 ) properties seen :1
ITS runner timed out or was interrupted.
ITS tools runner thread asked to quit. Dying gracefully.
All properties solved without resorting to model-checking.
Total runtime 9888 ms.

BK_STOP 1779809740706

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-10"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is FireWire-PT-10, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r130-smll-177955809000222"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-10.tgz
mv FireWire-PT-10 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;