Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r130-smll-177955809000206.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is FireWire-PT-08, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r130-smll-177955809000206
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 6.1K Mar 7 05:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Mar 7 05:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K Mar 7 05:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 32K Mar 7 05:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 15 10:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Mar 15 10:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 15 10:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 15 10:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.8K Mar 7 05:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Mar 7 05:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Mar 7 05:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Mar 7 05:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 15 10:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 15 10:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 97K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-00
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-01
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-02
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-03
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-04
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-05
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-06
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-07
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-08
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-09
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-10
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-11
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-12
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-13
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-14
FORMULA_NAME FireWire-PT-08-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1779805416072

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FireWire-PT-08
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityCardinality PT
Running Version 202604301425
[2026-05-26 14:23:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-26 14:23:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-26 14:23:38] [INFO ] Load time of PNML (sax parser for PT used): 193 ms
[2026-05-26 14:23:38] [INFO ] Transformed 127 places.
[2026-05-26 14:23:39] [INFO ] Transformed 397 transitions.
[2026-05-26 14:23:39] [INFO ] Found NUPN structural information;
[2026-05-26 14:23:39] [INFO ] Parsed PT model containing 127 places and 397 transitions and 1475 arcs in 421 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 42 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 53 transitions
Reduce redundant transitions removed 53 transitions.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
RANDOM walk for 40000 steps (2190 resets) in 3196 ms. (12 steps per ms) remains 10/12 properties
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2026-05-26 14:23:40] [INFO ] Flatten gal took : 217 ms
[2026-05-26 14:23:40] [INFO ] Flatten gal took : 85 ms
[2026-05-26 14:23:40] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality9519980313404981799.gal : 47 ms
BEST_FIRST walk for 40003 steps (598 resets) in 877 ms. (45 steps per ms) remains 10/10 properties
[2026-05-26 14:23:40] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality17446086315371544767.prop : 9 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality9519980313404981799.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality17446086315371544767.prop' '--nowitness' '--gen-order' 'FOLLOW'

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...329
Loading property file /tmp/ReachabilityCardinality17446086315371544767.prop.
BEST_FIRST walk for 40003 steps (330 resets) in 664 ms. (60 steps per ms) remains 9/10 properties
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
SDD proceeding with computation,10 properties remain. new max is 4
SDD size :1 after 5
SDD proceeding with computation,10 properties remain. new max is 8
SDD size :5 after 12
SDD proceeding with computation,10 properties remain. new max is 16
SDD size :12 after 14
SDD proceeding with computation,10 properties remain. new max is 32
SDD size :14 after 24
SDD proceeding with computation,10 properties remain. new max is 64
SDD size :24 after 52
SDD proceeding with computation,10 properties remain. new max is 128
SDD size :52 after 140
BEST_FIRST walk for 40004 steps (581 resets) in 450 ms. (88 steps per ms) remains 9/9 properties
SDD proceeding with computation,10 properties remain. new max is 256
SDD size :140 after 414
BEST_FIRST walk for 40004 steps (570 resets) in 229 ms. (173 steps per ms) remains 8/9 properties
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-09 does not hold.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,9 properties remain. new max is 256
SDD size :414 after 1170
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-14 does not hold.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,8 properties remain. new max is 256
SDD size :1170 after 3344
BEST_FIRST walk for 40001 steps (614 resets) in 643 ms. (62 steps per ms) remains 8/8 properties
SDD proceeding with computation,8 properties remain. new max is 512
SDD size :3344 after 6446
BEST_FIRST walk for 40002 steps (569 resets) in 137 ms. (289 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (571 resets) in 110 ms. (360 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (402 resets) in 909 ms. (43 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40003 steps (552 resets) in 160 ms. (248 steps per ms) remains 8/8 properties
SDD proceeding with computation,8 properties remain. new max is 1024
SDD size :6446 after 13214
BEST_FIRST walk for 40004 steps (8 resets) in 187 ms. (212 steps per ms) remains 8/8 properties
[2026-05-26 14:23:41] [INFO ] Flow matrix only has 312 transitions (discarded 32 similar events)
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-8869444969419889393.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-8757138568762396083.kers'
[2026-05-26 14:23:41] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-8869444969419889393.kers, --Pflows, --basisKERS=/tmp/petrispot-output-8757138568762396083.kers]
Normalized transition count is 311 out of 312 initially.
Culled 0 columns in 0 ms.
// Phase 1: matrix 311 rows 127 cols 1059 entries
Finished phase 1 with 119 SingleSign rule and 0 generalized
[2026-05-26 14:23:41] [INFO ] Computed 8 invariants in 1 ms
Computed 8 P flows in 6 ms.
Exported basis to /tmp/petrispot-output-8757138568762396083.kers
Total runtime 6 ms.
[2026-05-26 14:23:41] [INFO ] State equation strengthened by 45 read => feed constraints.
Excessive predecessor constraint size, skipping predecessor.
SDD proceeding with computation,8 properties remain. new max is 2048
SDD size :13214 after 38554
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/64 variables, 64/64 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/64 variables, 0/64 constraints. Problems are: Problem set: 0 solved, 6 unsolved
Problem FireWire-PT-08-ReachabilityCardinality-2024-10 is UNSAT
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-10 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 59/123 variables, 7/71 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/123 variables, 59/130 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/123 variables, 0/130 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 5 (OVERLAPS) 2/125 variables, 1/131 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/125 variables, 2/133 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/125 variables, 0/133 constraints. Problems are: Problem set: 1 solved, 5 unsolved
At refinement iteration 8 (OVERLAPS) 311/436 variables, 125/258 constraints. Problems are: Problem set: 1 solved, 5 unsolved
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-11 does not hold.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-11 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 9 (INCLUDED_ONLY) 0/436 variables, 44/302 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/436 variables, 0/302 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 11 (OVERLAPS) 2/438 variables, 2/304 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/438 variables, 2/306 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/438 variables, 0/306 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 14 (OVERLAPS) 1/439 variables, 1/307 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 15 (INCLUDED_ONLY) 0/439 variables, 0/307 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 16 (OVERLAPS) 0/439 variables, 0/307 constraints. Problems are: Problem set: 2 solved, 4 unsolved
No progress, stopping.
After SMT solving in domain Real declared 439/439 variables, and 307 constraints, problems are : Problem set: 2 solved, 4 unsolved in 1003 ms.
Refiners :[Domain max(s): 127/127 constraints, Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 127/127 constraints, ReadFeed: 45/45 constraints, PredecessorRefiner: 6/3 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 2 solved, 4 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/26 variables, 26/26 constraints. Problems are: Problem set: 2 solved, 4 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/26 variables, 0/26 constraints. Problems are: Problem set: 2 solved, 4 unsolved
Problem FireWire-PT-08-ReachabilityCardinality-2024-07 is UNSAT
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-07 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 91/117 variables, 5/31 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/117 variables, 91/122 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/117 variables, 1/123 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/117 variables, 0/123 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 6 (OVERLAPS) 7/124 variables, 3/126 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/124 variables, 7/133 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/124 variables, 2/135 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/124 variables, 0/135 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 10 (OVERLAPS) 311/435 variables, 124/259 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/435 variables, 44/303 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/435 variables, 3/306 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/435 variables, 0/306 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 14 (OVERLAPS) 3/438 variables, 3/309 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 15 (INCLUDED_ONLY) 0/438 variables, 3/312 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 16 (INCLUDED_ONLY) 0/438 variables, 0/312 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 17 (OVERLAPS) 1/439 variables, 1/313 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 18 (INCLUDED_ONLY) 0/439 variables, 0/313 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 19 (OVERLAPS) 0/439 variables, 1/314 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 20 (INCLUDED_ONLY) 0/439 variables, 0/314 constraints. Problems are: Problem set: 3 solved, 3 unsolved
At refinement iteration 21 (OVERLAPS) 0/439 variables, 0/314 constraints. Problems are: Problem set: 3 solved, 3 unsolved
No progress, stopping.
After SMT solving in domain Int declared 439/439 variables, and 314 constraints, problems are : Problem set: 3 solved, 3 unsolved in 1962 ms.
Refiners :[Domain max(s): 127/127 constraints, Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 127/127 constraints, ReadFeed: 45/45 constraints, PredecessorRefiner: 4/3 constraints, Known Traps: 4/4 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 3143ms problems are : Problem set: 3 solved, 3 unsolved
Parikh walk visited 0 properties in 574 ms.
Support contains 5 out of 127 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 127/127 places, 344/344 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 127 transition count 341
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 9 place count 121 transition count 327
Iterating global reduction 1 with 6 rules applied. Total rules applied 15 place count 121 transition count 327
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 18 place count 121 transition count 324
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 21 place count 118 transition count 317
Iterating global reduction 2 with 3 rules applied. Total rules applied 24 place count 118 transition count 317
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 26 place count 117 transition count 316
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 32 place count 114 transition count 322
Drop transitions (Empty/Sink Transition effects.) removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 38 place count 114 transition count 316
Drop transitions (Redundant composition of simpler transitions.) removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 3 with 9 rules applied. Total rules applied 47 place count 114 transition count 307
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 48 place count 114 transition count 309
Reduce places removed 1 places and 0 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 51 place count 113 transition count 307
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 4 with 2 rules applied. Total rules applied 53 place count 113 transition count 305
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 54 place count 112 transition count 304
Applied a total of 54 rules in 194 ms. Remains 112 /127 variables (removed 15) and now considering 304/344 (removed 40) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 204 ms. Remains : 112/127 places, 304/344 transitions.
RANDOM walk for 40000 steps (2308 resets) in 263 ms. (151 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40003 steps (571 resets) in 103 ms. (384 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40004 steps (561 resets) in 119 ms. (333 steps per ms) remains 3/3 properties
BEST_FIRST walk for 40003 steps (573 resets) in 68 ms. (579 steps per ms) remains 3/3 properties
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-08 does not hold.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Reachability property FireWire-PT-08-ReachabilityCardinality-2024-03 is true.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-02 does not hold.
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-01 does not hold.
Reachability property FireWire-PT-08-ReachabilityCardinality-2024-00 is true.
FORMULA FireWire-PT-08-ReachabilityCardinality-2024-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,2 properties remain. new max is 2048
SDD size :2.65574e+06 after 4.65253e+06
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
petri\_inst\_inst,1.46954e+07,7.27255,39584,2,2442,27,116622,8,0,935,125083,0
Total reachable state count : 14695428

Verifying 10 reachability properties.
Reachability property FireWire-PT-08-ReachabilityCardinality-2024-00 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-00,1799,7.27417,39584,2,320,27,116622,9,0,941,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-01 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-01,1444,7.27462,39584,2,234,27,116622,10,0,943,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-02 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-02,11577,7.27538,39584,2,640,27,116622,11,0,948,125083,0
Reachability property FireWire-PT-08-ReachabilityCardinality-2024-03 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-03,7840,7.2762,39584,2,744,27,116622,12,0,950,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-07 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-07,0,7.28014,39584,1,0,27,116622,12,0,971,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-08 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-08,12519,7.2816,39584,2,543,27,116622,13,0,976,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-09 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-09,5,7.28212,39584,2,145,27,116622,14,0,981,125083,0
Reachability property FireWire-PT-08-ReachabilityCardinality-2024-10 does not hold.
No reachable states exhibit your property : FireWire-PT-08-ReachabilityCardinality-2024-10

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-10,0,7.28868,39584,1,0,27,116622,14,0,1012,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-11 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-11,236130,7.29468,39584,2,1275,27,116622,15,0,1069,125083,0
Invariant property FireWire-PT-08-ReachabilityCardinality-2024-14 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-08-ReachabilityCardinality-2024-14,1406,7.29785,39584,2,613,27,116622,16,0,1089,125083,0
Interrupted probabilistic random walk after 689299 steps, run timeout after 3001 ms. (steps per millisecond=229 ) properties seen :1 out of 3
Probabilistic random walk after 689299 steps, saw 155622 distinct states, run finished after 3010 ms. (steps per millisecond=229 ) properties seen :1
All properties solved without resorting to model-checking.
Total runtime 10185 ms.

BK_STOP 1779805428800

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-08"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is FireWire-PT-08, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r130-smll-177955809000206"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-08.tgz
mv FireWire-PT-08 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;