Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r130-smll-177955809000190.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is FireWire-PT-06, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r130-smll-177955809000190
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 8.0K Mar 7 05:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K Mar 7 05:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Mar 7 05:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Mar 7 05:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 15 10:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 15 10:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 15 10:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 15 10:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Mar 7 05:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Mar 7 05:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Mar 7 05:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Mar 7 05:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 15 10:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 15 10:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 90K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-00
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-01
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-02
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-03
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-04
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-05
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-06
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-07
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-08
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-09
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-10
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-11
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-12
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-13
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-14
FORMULA_NAME FireWire-PT-06-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1779801368887

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FireWire-PT-06
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityCardinality PT
Running Version 202604301425
[2026-05-26 13:16:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-26 13:16:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-26 13:16:12] [INFO ] Load time of PNML (sax parser for PT used): 230 ms
[2026-05-26 13:16:12] [INFO ] Transformed 116 places.
[2026-05-26 13:16:12] [INFO ] Transformed 368 transitions.
[2026-05-26 13:16:12] [INFO ] Found NUPN structural information;
[2026-05-26 13:16:12] [INFO ] Parsed PT model containing 116 places and 368 transitions and 1362 arcs in 548 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 47 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 56 transitions
Reduce redundant transitions removed 56 transitions.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
RANDOM walk for 40000 steps (2004 resets) in 2987 ms. (13 steps per ms) remains 10/14 properties
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40002 steps (502 resets) in 895 ms. (44 steps per ms) remains 10/10 properties
BEST_FIRST walk for 40003 steps (504 resets) in 481 ms. (82 steps per ms) remains 10/10 properties
[2026-05-26 13:16:13] [INFO ] Flatten gal took : 328 ms
BEST_FIRST walk for 40002 steps (512 resets) in 173 ms. (229 steps per ms) remains 9/10 properties
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-00 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 40002 steps (468 resets) in 350 ms. (113 steps per ms) remains 9/9 properties
[2026-05-26 13:16:13] [INFO ] Flatten gal took : 176 ms
BEST_FIRST walk for 40004 steps (525 resets) in 287 ms. (138 steps per ms) remains 9/9 properties
[2026-05-26 13:16:14] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality4733797145593889916.gal : 130 ms
BEST_FIRST walk for 40000 steps (8 resets) in 738 ms. (54 steps per ms) remains 9/9 properties
[2026-05-26 13:16:14] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality3488706366791074295.prop : 8 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality4733797145593889916.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality3488706366791074295.prop' '--nowitness' '--gen-order' 'FOLLOW'
BEST_FIRST walk for 40004 steps (518 resets) in 324 ms. (123 steps per ms) remains 9/9 properties

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...328
BEST_FIRST walk for 40002 steps (510 resets) in 234 ms. (170 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (529 resets) in 136 ms. (292 steps per ms) remains 9/9 properties
Loading property file /tmp/ReachabilityCardinality3488706366791074295.prop.
BEST_FIRST walk for 40002 steps (511 resets) in 128 ms. (310 steps per ms) remains 9/9 properties
SDD proceeding with computation,9 properties remain. new max is 4
SDD size :1 after 5
SDD proceeding with computation,9 properties remain. new max is 8
SDD size :5 after 6
SDD proceeding with computation,9 properties remain. new max is 16
SDD size :6 after 12
SDD proceeding with computation,9 properties remain. new max is 32
SDD size :12 after 18
SDD proceeding with computation,9 properties remain. new max is 64
SDD size :18 after 30
SDD proceeding with computation,9 properties remain. new max is 128
SDD size :30 after 44
[2026-05-26 13:16:14] [INFO ] Flow matrix only has 280 transitions (discarded 32 similar events)
SDD proceeding with computation,9 properties remain. new max is 256
SDD size :44 after 121
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-1622059227604772926.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-12138607249490994001.kers'
[2026-05-26 13:16:14] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-1622059227604772926.kers, --Pflows, --basisKERS=/tmp/petrispot-output-12138607249490994001.kers]
Normalized transition count is 279 out of 280 initially.
Culled 0 columns in 0 ms.
// Phase 1: matrix 279 rows 116 cols 936 entries
Finished phase 1 with 107 SingleSign rule and 0 generalized
[2026-05-26 13:16:14] [INFO ] Computed 9 invariants in 1 ms
Computed 9 P flows in 2 ms.
Exported basis to /tmp/petrispot-output-12138607249490994001.kers
Total runtime 3 ms.
Reachability property FireWire-PT-06-ReachabilityCardinality-2024-14 is true.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,8 properties remain. new max is 256
SDD size :121 after 314
[2026-05-26 13:16:14] [INFO ] State equation strengthened by 41 read => feed constraints.
Excessive predecessor constraint size, skipping predecessor.
SDD proceeding with computation,8 properties remain. new max is 512
SDD size :314 after 617
SDD proceeding with computation,8 properties remain. new max is 1024
SDD size :617 after 3466
SDD proceeding with computation,8 properties remain. new max is 2048
SDD size :3466 after 12677
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/74 variables, 74/74 constraints. Problems are: Problem set: 1 solved, 8 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/74 variables, 0/74 constraints. Problems are: Problem set: 1 solved, 8 unsolved
Problem FireWire-PT-06-ReachabilityCardinality-2024-02 is UNSAT
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-02 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 42/116 variables, 9/83 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/116 variables, 42/125 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/116 variables, 0/125 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 5 (OVERLAPS) 279/395 variables, 116/241 constraints. Problems are: Problem set: 2 solved, 7 unsolved
SDD proceeding with computation,8 properties remain. new max is 4096
SDD size :12677 after 81168
At refinement iteration 6 (INCLUDED_ONLY) 0/395 variables, 40/281 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/395 variables, 0/281 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 8 (OVERLAPS) 1/396 variables, 1/282 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/396 variables, 0/282 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 10 (OVERLAPS) 0/396 variables, 0/282 constraints. Problems are: Problem set: 2 solved, 7 unsolved
No progress, stopping.
After SMT solving in domain Real declared 396/396 variables, and 282 constraints, problems are : Problem set: 2 solved, 7 unsolved in 1177 ms.
Refiners :[Domain max(s): 116/116 constraints, Positive P Invariants (semi-flows): 9/9 constraints, State Equation: 116/116 constraints, ReadFeed: 41/41 constraints, PredecessorRefiner: 9/6 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 2 solved, 7 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/62 variables, 62/62 constraints. Problems are: Problem set: 2 solved, 7 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/62 variables, 0/62 constraints. Problems are: Problem set: 2 solved, 7 unsolved
Problem FireWire-PT-06-ReachabilityCardinality-2024-09 is UNSAT
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-09 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 54/116 variables, 9/71 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/116 variables, 54/125 constraints. Problems are: Problem set: 3 solved, 6 unsolved
SDD proceeding with computation,8 properties remain. new max is 8192
SDD size :81168 after 126368
At refinement iteration 4 (INCLUDED_ONLY) 0/116 variables, 3/128 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/116 variables, 1/129 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/116 variables, 0/129 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 7 (OVERLAPS) 279/395 variables, 116/245 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/395 variables, 40/285 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/395 variables, 5/290 constraints. Problems are: Problem set: 3 solved, 6 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/395 variables, 1/291 constraints. Problems are: Problem set: 3 solved, 6 unsolved
Invariant property FireWire-PT-06-ReachabilityCardinality-2024-13 does not hold.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Reachability property FireWire-PT-06-ReachabilityCardinality-2024-12 is true.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Reachability property FireWire-PT-06-ReachabilityCardinality-2024-10 is true.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-10 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 11 (INCLUDED_ONLY) 0/395 variables, 0/291 constraints. Problems are: Problem set: 6 solved, 3 unsolved
At refinement iteration 12 (OVERLAPS) 1/396 variables, 1/292 constraints. Problems are: Problem set: 6 solved, 3 unsolved
Reachability property FireWire-PT-06-ReachabilityCardinality-2024-07 is true.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 13 (INCLUDED_ONLY) 0/396 variables, 0/292 constraints. Problems are: Problem set: 7 solved, 2 unsolved
At refinement iteration 14 (OVERLAPS) 0/396 variables, 0/292 constraints. Problems are: Problem set: 7 solved, 2 unsolved
No progress, stopping.
After SMT solving in domain Int declared 396/396 variables, and 292 constraints, problems are : Problem set: 7 solved, 2 unsolved in 3134 ms.
Refiners :[Domain max(s): 116/116 constraints, Positive P Invariants (semi-flows): 9/9 constraints, State Equation: 116/116 constraints, ReadFeed: 41/41 constraints, PredecessorRefiner: 7/6 constraints, Known Traps: 5/5 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 4498ms problems are : Problem set: 7 solved, 2 unsolved
Parikh walk visited 0 properties in 303 ms.
Support contains 16 out of 116 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 116/116 places, 312/312 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 116 transition count 309
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 3 place count 116 transition count 308
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 5 place count 115 transition count 308
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 113 transition count 306
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -4
Deduced a syphon composed of 2 places in 3 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 13 place count 111 transition count 310
Drop transitions (Empty/Sink Transition effects.) removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 17 place count 111 transition count 306
Drop transitions (Redundant composition of simpler transitions.) removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 2 with 10 rules applied. Total rules applied 27 place count 111 transition count 296
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 28 place count 111 transition count 298
Reduce places removed 1 places and 0 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 31 place count 110 transition count 296
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 33 place count 110 transition count 294
Partial Free-agglomeration rule applied 2 times.
Drop transitions (Partial Free agglomeration) removed 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 35 place count 110 transition count 294
Applied a total of 35 rules in 251 ms. Remains 110 /116 variables (removed 6) and now considering 294/312 (removed 18) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 260 ms. Remains : 110/116 places, 294/312 transitions.
RANDOM walk for 40000 steps (2203 resets) in 265 ms. (150 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40003 steps (563 resets) in 124 ms. (320 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40004 steps (556 resets) in 192 ms. (207 steps per ms) remains 2/2 properties
Invariant property FireWire-PT-06-ReachabilityCardinality-2024-04 does not hold.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-06-ReachabilityCardinality-2024-03 does not hold.
FORMULA FireWire-PT-06-ReachabilityCardinality-2024-03 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,2 properties remain. new max is 8192
SDD size :912476 after 1.64385e+06
Interrupted probabilistic random walk after 841048 steps, run timeout after 3001 ms. (steps per millisecond=280 ) properties seen :0 out of 2
Probabilistic random walk after 841048 steps, saw 182284 distinct states, run finished after 3010 ms. (steps per millisecond=279 ) properties seen :0
ITS runner timed out or was interrupted.
ITS tools runner thread asked to quit. Dying gracefully.
All properties solved without resorting to model-checking.
Total runtime 11361 ms.

BK_STOP 1779801382906

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-06"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is FireWire-PT-06, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r130-smll-177955809000190"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-06.tgz
mv FireWire-PT-06 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;