Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r130-smll-177955808900166.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is FireWire-PT-03, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r130-smll-177955808900166
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 8.8K Mar 7 05:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K Mar 7 05:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Mar 7 05:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Mar 7 05:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 15 10:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 15 10:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 15 10:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 15 10:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Mar 7 05:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Mar 7 05:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Mar 7 05:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Mar 7 05:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 15 10:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 15 10:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 86K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-00
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-01
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-02
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-03
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-04
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-05
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-06
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-07
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-08
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-09
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-10
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-11
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-12
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-13
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-14
FORMULA_NAME FireWire-PT-03-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1779797560406

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FireWire-PT-03
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityCardinality PT
Running Version 202604301425
[2026-05-26 12:12:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-26 12:12:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-26 12:12:43] [INFO ] Load time of PNML (sax parser for PT used): 171 ms
[2026-05-26 12:12:43] [INFO ] Transformed 112 places.
[2026-05-26 12:12:43] [INFO ] Transformed 356 transitions.
[2026-05-26 12:12:43] [INFO ] Found NUPN structural information;
[2026-05-26 12:12:43] [INFO ] Parsed PT model containing 112 places and 356 transitions and 1308 arcs in 389 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 44 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 53 transitions
Reduce redundant transitions removed 53 transitions.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2026-05-26 12:12:44] [INFO ] Flatten gal took : 174 ms
RANDOM walk for 40000 steps (2021 resets) in 2919 ms. (13 steps per ms) remains 14/14 properties
[2026-05-26 12:12:44] [INFO ] Flatten gal took : 181 ms
[2026-05-26 12:12:44] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality3524273699425159701.gal : 63 ms
BEST_FIRST walk for 40001 steps (8 resets) in 1083 ms. (36 steps per ms) remains 14/14 properties
[2026-05-26 12:12:44] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality11106052857294588982.prop : 13 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality3524273699425159701.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality11106052857294588982.prop' '--nowitness' '--gen-order' 'FOLLOW'
BEST_FIRST walk for 40003 steps (483 resets) in 266 ms. (149 steps per ms) remains 14/14 properties

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...329
Loading property file /tmp/ReachabilityCardinality11106052857294588982.prop.
BEST_FIRST walk for 40003 steps (536 resets) in 216 ms. (184 steps per ms) remains 14/14 properties
BEST_FIRST walk for 40003 steps (1238 resets) in 218 ms. (182 steps per ms) remains 14/14 properties
BEST_FIRST walk for 40002 steps (516 resets) in 134 ms. (296 steps per ms) remains 14/14 properties
SDD proceeding with computation,14 properties remain. new max is 4
SDD size :1 after 5
SDD proceeding with computation,14 properties remain. new max is 8
SDD size :5 after 6
SDD proceeding with computation,14 properties remain. new max is 16
SDD size :6 after 13
SDD proceeding with computation,14 properties remain. new max is 32
SDD size :13 after 23
SDD proceeding with computation,14 properties remain. new max is 64
SDD size :23 after 48
SDD proceeding with computation,14 properties remain. new max is 128
SDD size :48 after 112
BEST_FIRST walk for 40001 steps (463 resets) in 350 ms. (113 steps per ms) remains 12/14 properties
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
SDD proceeding with computation,14 properties remain. new max is 256
SDD size :112 after 297
BEST_FIRST walk for 40004 steps (477 resets) in 391 ms. (102 steps per ms) remains 12/12 properties
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-12 does not hold.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,13 properties remain. new max is 256
SDD size :297 after 1775
BEST_FIRST walk for 40004 steps (525 resets) in 432 ms. (92 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40002 steps (532 resets) in 363 ms. (109 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40002 steps (1082 resets) in 401 ms. (99 steps per ms) remains 12/12 properties
SDD proceeding with computation,13 properties remain. new max is 512
SDD size :1775 after 3853
BEST_FIRST walk for 40004 steps (512 resets) in 149 ms. (266 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40003 steps (1184 resets) in 311 ms. (128 steps per ms) remains 12/12 properties
SDD proceeding with computation,13 properties remain. new max is 1024
SDD size :3853 after 11956
BEST_FIRST walk for 40004 steps (566 resets) in 605 ms. (66 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40002 steps (505 resets) in 152 ms. (261 steps per ms) remains 12/12 properties
[2026-05-26 12:12:46] [INFO ] Flow matrix only has 271 transitions (discarded 32 similar events)
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-4641858618928453792.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-9594750850155194556.kers'
[2026-05-26 12:12:46] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-4641858618928453792.kers, --Pflows, --basisKERS=/tmp/petrispot-output-9594750850155194556.kers]
Normalized transition count is 270 out of 271 initially.
Culled 0 columns in 0 ms.
// Phase 1: matrix 270 rows 112 cols 894 entries
Finished phase 1 with 103 SingleSign rule and 0 generalized
[2026-05-26 12:12:46] [INFO ] Computed 9 invariants in 1 ms
Computed 9 P flows in 3 ms.
Exported basis to /tmp/petrispot-output-9594750850155194556.kers
Total runtime 4 ms.
[2026-05-26 12:12:46] [INFO ] State equation strengthened by 41 read => feed constraints.
Excessive predecessor constraint size, skipping predecessor.
SDD proceeding with computation,13 properties remain. new max is 2048
SDD size :11956 after 88255
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/95 variables, 95/95 constraints. Problems are: Problem set: 0 solved, 11 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/95 variables, 0/95 constraints. Problems are: Problem set: 0 solved, 11 unsolved
At refinement iteration 2 (OVERLAPS) 17/112 variables, 9/104 constraints. Problems are: Problem set: 0 solved, 11 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/112 variables, 17/121 constraints. Problems are: Problem set: 0 solved, 11 unsolved
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-15 is true.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 4 (INCLUDED_ONLY) 0/112 variables, 0/121 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 5 (OVERLAPS) 270/382 variables, 112/233 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/382 variables, 40/273 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/382 variables, 0/273 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 8 (OVERLAPS) 1/383 variables, 1/274 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/383 variables, 0/274 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 10 (OVERLAPS) 0/383 variables, 0/274 constraints. Problems are: Problem set: 1 solved, 10 unsolved
No progress, stopping.
After SMT solving in domain Real declared 383/383 variables, and 274 constraints, problems are : Problem set: 1 solved, 10 unsolved in 1409 ms.
Refiners :[Domain max(s): 112/112 constraints, Positive P Invariants (semi-flows): 9/9 constraints, State Equation: 112/112 constraints, ReadFeed: 41/41 constraints, PredecessorRefiner: 11/7 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 1 solved, 10 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/94 variables, 94/94 constraints. Problems are: Problem set: 1 solved, 10 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/94 variables, 0/94 constraints. Problems are: Problem set: 1 solved, 10 unsolved
Problem FireWire-PT-03-ReachabilityCardinality-2024-05 is UNSAT
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-05 TRUE TECHNIQUES SMT_REFINEMENT
Problem FireWire-PT-03-ReachabilityCardinality-2024-11 is UNSAT
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-11 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 18/112 variables, 9/103 constraints. Problems are: Problem set: 3 solved, 8 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/112 variables, 18/121 constraints. Problems are: Problem set: 3 solved, 8 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/112 variables, 1/122 constraints. Problems are: Problem set: 3 solved, 8 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/112 variables, 0/122 constraints. Problems are: Problem set: 3 solved, 8 unsolved
At refinement iteration 6 (OVERLAPS) 270/382 variables, 112/234 constraints. Problems are: Problem set: 3 solved, 8 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/382 variables, 40/274 constraints. Problems are: Problem set: 3 solved, 8 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/382 variables, 5/279 constraints. Problems are: Problem set: 3 solved, 8 unsolved
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-14 is true.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 9 (INCLUDED_ONLY) 0/382 variables, 0/279 constraints. Problems are: Problem set: 4 solved, 7 unsolved
At refinement iteration 10 (OVERLAPS) 1/383 variables, 1/280 constraints. Problems are: Problem set: 4 solved, 7 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/383 variables, 0/280 constraints. Problems are: Problem set: 4 solved, 7 unsolved
At refinement iteration 12 (OVERLAPS) 0/383 variables, 0/280 constraints. Problems are: Problem set: 4 solved, 7 unsolved
No progress, stopping.
After SMT solving in domain Int declared 383/383 variables, and 280 constraints, problems are : Problem set: 4 solved, 7 unsolved in 1944 ms.
Refiners :[Domain max(s): 112/112 constraints, Positive P Invariants (semi-flows): 9/9 constraints, State Equation: 112/112 constraints, ReadFeed: 41/41 constraints, PredecessorRefiner: 9/7 constraints, Known Traps: 1/1 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 3532ms problems are : Problem set: 4 solved, 7 unsolved
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-13 does not hold.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-09 FALSE TECHNIQUES PARIKH_WALK
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-09 does not hold.
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-07 is true.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-06 does not hold.
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-04 does not hold.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-01 is true.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-10 TRUE TECHNIQUES PARIKH_WALK
Parikh walk visited 2 properties in 1398 ms.
Support contains 36 out of 112 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 112/112 places, 303/303 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 112 transition count 300
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 5 place count 111 transition count 299
Drop transitions (Redundant composition of simpler transitions.) removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 1 with 6 rules applied. Total rules applied 11 place count 111 transition count 293
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 12 place count 111 transition count 295
Reduce places removed 1 places and 0 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 15 place count 110 transition count 293
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 17 place count 110 transition count 291
Partial Free-agglomeration rule applied 2 times.
Drop transitions (Partial Free agglomeration) removed 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 19 place count 110 transition count 291
Applied a total of 19 rules in 133 ms. Remains 110 /112 variables (removed 2) and now considering 291/303 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 145 ms. Remains : 110/112 places, 291/303 transitions.
RANDOM walk for 40000 steps (2105 resets) in 281 ms. (141 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40002 steps (8 resets) in 177 ms. (224 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40002 steps (526 resets) in 84 ms. (470 steps per ms) remains 2/2 properties
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-00 does not hold.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-00 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,4 properties remain. new max is 2048
SDD size :970986 after 1.28027e+06
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-10 is true.
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-08 is true.
FORMULA FireWire-PT-03-ReachabilityCardinality-2024-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,2 properties remain. new max is 2048
SDD size :1.28027e+06 after 1.75007e+06
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
petri\_inst\_inst,6.20421e+06,7.99734,46680,2,3741,30,131923,8,0,835,125872,0
Total reachable state count : 6204206

Verifying 14 reachability properties.
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-00 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-00,9030,8.00978,46680,2,314,30,131923,9,0,941,125872,0
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-01 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-01,4307,8.01048,46680,2,611,30,131923,10,0,942,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-04 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-04,163,8.01123,46680,2,333,30,131923,11,0,949,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-05 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-05,0,8.01558,46680,1,0,30,131923,11,0,972,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-06 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-06,4307,8.01653,46680,2,611,30,131923,12,0,974,125872,0
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-07 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-07,3912,8.02026,46680,2,432,30,131923,13,0,999,125872,0
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-08 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-08,331,8.02111,46680,2,287,30,131923,14,0,1001,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-09 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-09,10457,8.02164,46680,2,842,30,131923,15,0,1002,125872,0
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-10 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-10,4491,8.02211,46680,2,523,30,131923,16,0,1003,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-11 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-11,0,8.03443,46680,1,0,30,131923,16,0,1042,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-12 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-12,1,8.03498,46680,2,113,30,131923,17,0,1044,125872,0
Invariant property FireWire-PT-03-ReachabilityCardinality-2024-13 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-13,1124,8.04562,46680,2,286,30,131923,18,0,1120,125872,0
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-14 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-14,276,8.05988,46680,2,379,30,131923,19,0,1181,125872,0
Reachability property FireWire-PT-03-ReachabilityCardinality-2024-15 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-03-ReachabilityCardinality-2024-15,93951,8.06884,46680,2,911,30,131923,20,0,1220,125872,0
Interrupted probabilistic random walk after 863497 steps, run timeout after 3001 ms. (steps per millisecond=287 ) properties seen :0 out of 2
Probabilistic random walk after 863497 steps, saw 150726 distinct states, run finished after 3010 ms. (steps per millisecond=286 ) properties seen :0
All properties solved without resorting to model-checking.
Total runtime 11525 ms.

BK_STOP 1779797574453

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-03"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is FireWire-PT-03, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r130-smll-177955808900166"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-03.tgz
mv FireWire-PT-03 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;