Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r130-smll-177955808900102.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is FamilyReunion-PT-L00010M0001C001P001G001, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r130-smll-177955808900102
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 29K Mar 6 05:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 224K Mar 6 05:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 33K Mar 6 05:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 133K Mar 6 05:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 3 18:30 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Mar 3 18:30 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.9K Mar 15 09:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Mar 15 09:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Mar 15 09:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 46K Mar 15 09:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 45K Mar 6 05:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 346K Mar 6 05:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 76K Mar 6 05:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 311K Mar 6 05:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.9K Mar 15 09:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.1K Mar 15 09:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 24 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 552K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-00
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-01
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-02
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-03
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-04
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-05
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-06
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-07
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-08
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-09
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-10
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-11
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-12
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-13
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-14
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1779735391667

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-PT-L00010M0001C001P001G001
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityCardinality PT
Running Version 202604301425
[2026-05-25 18:56:34] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-25 18:56:34] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-25 18:56:34] [INFO ] Load time of PNML (sax parser for PT used): 290 ms
[2026-05-25 18:56:34] [INFO ] Transformed 1475 places.
[2026-05-25 18:56:34] [INFO ] Transformed 1234 transitions.
[2026-05-25 18:56:34] [INFO ] Parsed PT model containing 1475 places and 1234 transitions and 3799 arcs in 519 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 62 ms.
Working with output stream class java.io.PrintStream
Reduce places removed 10 places and 0 transitions.
[2026-05-25 18:56:35] [INFO ] Flatten gal took : 594 ms
RANDOM walk for 40000 steps (60 resets) in 4491 ms. (8 steps per ms) remains 12/16 properties
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
BEST_FIRST walk for 40004 steps (8 resets) in 388 ms. (102 steps per ms) remains 12/12 properties
[2026-05-25 18:56:36] [INFO ] Flatten gal took : 301 ms
BEST_FIRST walk for 40004 steps (8 resets) in 366 ms. (109 steps per ms) remains 12/12 properties
[2026-05-25 18:56:36] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality14334416306591107507.gal : 136 ms
[2026-05-25 18:56:36] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality9752530665095525614.prop : 18 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality14334416306591107507.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality9752530665095525614.prop' '--nowitness' '--gen-order' 'FOLLOW'

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202604301425/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...329
Loading property file /tmp/ReachabilityCardinality9752530665095525614.prop.
BEST_FIRST walk for 40003 steps (8 resets) in 1885 ms. (21 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (8 resets) in 899 ms. (44 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40002 steps (8 resets) in 999 ms. (40 steps per ms) remains 11/12 properties
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 40003 steps (8 resets) in 1249 ms. (32 steps per ms) remains 11/11 properties
BEST_FIRST walk for 40004 steps (8 resets) in 660 ms. (60 steps per ms) remains 11/11 properties
BEST_FIRST walk for 40004 steps (8 resets) in 140 ms. (283 steps per ms) remains 11/11 properties
BEST_FIRST walk for 40004 steps (8 resets) in 404 ms. (98 steps per ms) remains 11/11 properties
BEST_FIRST walk for 40004 steps (8 resets) in 271 ms. (147 steps per ms) remains 11/11 properties
BEST_FIRST walk for 40003 steps (8 resets) in 330 ms. (120 steps per ms) remains 11/11 properties
BEST_FIRST walk for 40004 steps (8 resets) in 181 ms. (219 steps per ms) remains 11/11 properties
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-8962677729366558191.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-12088799107303191712.kers'
[2026-05-25 18:56:38] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-8962677729366558191.kers, --Pflows, --basisKERS=/tmp/petrispot-output-12088799107303191712.kers]
Culled 0 columns in 1 ms.
// Phase 1: matrix 1234 rows 1465 cols 3535 entries
Finished phase 1 with 744 SingleSign rule and 389 generalized
[2026-05-25 18:56:38] [INFO ] Computed 332 invariants in 13 ms
Computed 332 P flows in 14 ms.
Exported basis to /tmp/petrispot-output-12088799107303191712.kers
Total runtime 16 ms.
Excessive predecessor constraint size, skipping predecessor.
SDD proceeding with computation,12 properties remain. new max is 4
SDD size :1 after 4
SDD proceeding with computation,12 properties remain. new max is 8
SDD size :4 after 17
SDD proceeding with computation,12 properties remain. new max is 16
SDD size :17 after 32
SDD proceeding with computation,12 properties remain. new max is 32
SDD size :32 after 256
SDD proceeding with computation,12 properties remain. new max is 64
SDD size :256 after 6336
SDD proceeding with computation,12 properties remain. new max is 128
SDD size :6336 after 188160
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/1194 variables, 80/80 constraints. Problems are: Problem set: 0 solved, 11 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/1194 variables, 0/80 constraints. Problems are: Problem set: 0 solved, 11 unsolved
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-14 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-14 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 110/1304 variables, 23/103 constraints. Problems are: Problem set: 1 solved, 10 unsolved
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-00 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-00 TRUE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-02 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-02 FALSE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-06 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-06 TRUE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-07 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-07 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 3 (INCLUDED_ONLY) 0/1304 variables, 8/111 constraints. Problems are: Problem set: 5 solved, 6 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/1304 variables, 0/111 constraints. Problems are: Problem set: 5 solved, 6 unsolved
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-01 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-01 FALSE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-03 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-03 TRUE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-05 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-05 FALSE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-08 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-08 TRUE TECHNIQUES SMT_REFINEMENT
Problem FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-12 is UNSAT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-12 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 5 (OVERLAPS) 161/1465 variables, 221/332 constraints. Problems are: Problem set: 10 solved, 1 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/1465 variables, 0/332 constraints. Problems are: Problem set: 10 solved, 1 unsolved
At refinement iteration 7 (OVERLAPS) 1234/2699 variables, 1465/1797 constraints. Problems are: Problem set: 10 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/2699 variables, 0/1797 constraints. Problems are: Problem set: 10 solved, 1 unsolved
At refinement iteration 9 (OVERLAPS) 0/2699 variables, 0/1797 constraints. Problems are: Problem set: 10 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 2699/2699 variables, and 1797 constraints, problems are : Problem set: 10 solved, 1 unsolved in 4891 ms.
Refiners :[Positive P Invariants (semi-flows): 23/23 constraints, Generalized P Invariants (flows): 309/309 constraints, State Equation: 1465/1465 constraints, PredecessorRefiner: 11/5 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 10 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/19 variables, 0/0 constraints. Problems are: Problem set: 10 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 637/656 variables, 14/14 constraints. Problems are: Problem set: 10 solved, 1 unsolved
Error getting values : (error "Timeout of Z3 solver reached")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 656/2699 variables, and 22 constraints, problems are : Problem set: 10 solved, 1 unsolved in 5027 ms.
Refiners :[Positive P Invariants (semi-flows): 14/23 constraints, Generalized P Invariants (flows): 0/309 constraints, State Equation: 0/1465 constraints, PredecessorRefiner: 0/5 constraints, Known Traps: 8/8 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 10161ms problems are : Problem set: 10 solved, 1 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 19 out of 1465 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1465/1465 places, 1234/1234 transitions.
Graph (complete) has 2215 edges and 1465 vertex of which 1275 are kept as prefixes of interest. Removing 190 places using SCC suffix rule.8 ms
Discarding 190 places :
Also discarding 145 output transitions
Drop transitions (Output transitions of discarded places.) removed 145 transitions
Drop transitions (Empty/Sink Transition effects.) removed 20 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 21 transitions.
Discarding 131 places :
Implicit places reduction removed 131 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 466 transitions
Trivial Post-agglo rules discarded 466 transitions
Performed 466 trivial Post agglomeration. Transition count delta: 466
Iterating post reduction 0 with 618 rules applied. Total rules applied 619 place count 1144 transition count 602
Reduce places removed 466 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 478 rules applied. Total rules applied 1097 place count 678 transition count 590
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 1109 place count 666 transition count 590
Performed 107 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 107 Pre rules applied. Total rules applied 1109 place count 666 transition count 483
Deduced a syphon composed of 107 places in 2 ms
Ensure Unique test removed 53 places
Reduce places removed 160 places and 0 transitions.
Iterating global reduction 3 with 267 rules applied. Total rules applied 1376 place count 506 transition count 483
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 3 with 31 rules applied. Total rules applied 1407 place count 504 transition count 454
Reduce places removed 29 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 30 rules applied. Total rules applied 1437 place count 475 transition count 453
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1438 place count 474 transition count 453
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 1438 place count 474 transition count 452
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 1440 place count 473 transition count 452
Discarding 84 places :
Symmetric choice reduction at 6 with 84 rule applications. Total rules 1524 place count 389 transition count 368
Iterating global reduction 6 with 84 rules applied. Total rules applied 1608 place count 389 transition count 368
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Discarding 20 places :
Implicit places reduction removed 20 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 74 transitions
Trivial Post-agglo rules discarded 74 transitions
Performed 74 trivial Post agglomeration. Transition count delta: 74
Iterating post reduction 6 with 104 rules applied. Total rules applied 1712 place count 369 transition count 284
Reduce places removed 74 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 7 with 76 rules applied. Total rules applied 1788 place count 295 transition count 282
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 1790 place count 293 transition count 282
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 7 Pre rules applied. Total rules applied 1790 place count 293 transition count 275
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 9 with 14 rules applied. Total rules applied 1804 place count 286 transition count 275
Discarding 2 places :
Symmetric choice reduction at 9 with 2 rule applications. Total rules 1806 place count 284 transition count 253
Iterating global reduction 9 with 2 rules applied. Total rules applied 1808 place count 284 transition count 253
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Discarding 22 places :
Implicit places reduction removed 22 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 17 transitions
Trivial Post-agglo rules discarded 17 transitions
Performed 17 trivial Post agglomeration. Transition count delta: 17
Iterating post reduction 9 with 50 rules applied. Total rules applied 1858 place count 262 transition count 225
Reduce places removed 17 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 10 with 19 rules applied. Total rules applied 1877 place count 245 transition count 223
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 1879 place count 243 transition count 223
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 12 with 11 Pre rules applied. Total rules applied 1879 place count 243 transition count 212
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 12 with 22 rules applied. Total rules applied 1901 place count 232 transition count 212
Discarding 6 places :
Symmetric choice reduction at 12 with 6 rule applications. Total rules 1907 place count 226 transition count 206
Iterating global reduction 12 with 6 rules applied. Total rules applied 1913 place count 226 transition count 206
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Discarding 6 places :
Implicit places reduction removed 6 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 12 with 24 rules applied. Total rules applied 1937 place count 220 transition count 188
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 13 with 12 rules applied. Total rules applied 1949 place count 208 transition count 188
Performed 34 Post agglomeration using F-continuation condition.Transition count delta: 34
Deduced a syphon composed of 34 places in 0 ms
Ensure Unique test removed 10 places
Reduce places removed 44 places and 0 transitions.
Iterating global reduction 14 with 78 rules applied. Total rules applied 2027 place count 164 transition count 154
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 14 with 18 rules applied. Total rules applied 2045 place count 155 transition count 145
Free-agglomeration rule (complex) applied 31 times.
Iterating global reduction 14 with 31 rules applied. Total rules applied 2076 place count 155 transition count 114
Ensure Unique test removed 21 places
Reduce places removed 52 places and 0 transitions.
Iterating post reduction 14 with 52 rules applied. Total rules applied 2128 place count 103 transition count 114
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 15 with 2 Pre rules applied. Total rules applied 2128 place count 103 transition count 112
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 15 with 4 rules applied. Total rules applied 2132 place count 101 transition count 112
Discarding 8 places :
Symmetric choice reduction at 15 with 8 rule applications. Total rules 2140 place count 93 transition count 104
Iterating global reduction 15 with 8 rules applied. Total rules applied 2148 place count 93 transition count 104
Discarding 4 places :
Symmetric choice reduction at 15 with 4 rule applications. Total rules 2152 place count 89 transition count 96
Iterating global reduction 15 with 4 rules applied. Total rules applied 2156 place count 89 transition count 96
Discarding 1 places :
Symmetric choice reduction at 15 with 1 rule applications. Total rules 2157 place count 88 transition count 94
Iterating global reduction 15 with 1 rules applied. Total rules applied 2158 place count 88 transition count 94
Partial Free-agglomeration rule applied 3 times.
Drop transitions (Partial Free agglomeration) removed 3 transitions
Iterating global reduction 15 with 3 rules applied. Total rules applied 2161 place count 88 transition count 94
Reduce places removed 6 places and 6 transitions.
Iterating global reduction 15 with 6 rules applied. Total rules applied 2167 place count 82 transition count 88
Applied a total of 2167 rules in 482 ms. Remains 82 /1465 variables (removed 1383) and now considering 88/1234 (removed 1146) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 499 ms. Remains : 82/1465 places, 88/1234 transitions.
RANDOM walk for 13407 steps (247 resets) in 268 ms. (49 steps per ms) remains 0/1 properties
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
ITS runner timed out or was interrupted.
ITS tools runner thread asked to quit. Dying gracefully.
All properties solved without resorting to model-checking.
Total runtime 15298 ms.

BK_STOP 1779735409374

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-PT-L00010M0001C001P001G001"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is FamilyReunion-PT-L00010M0001C001P001G001, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r130-smll-177955808900102"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-PT-L00010M0001C001P001G001.tgz
mv FamilyReunion-PT-L00010M0001C001P001G001 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;