fond
Model Checking Contest 2026
16th edition, Hamburg, Germany, June 23, 2026
Execution of r070-tall-177946969800659
Last Updated
Jun 17, 2026

About the Execution of TY for CryptoMiner-PT-D05N250

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
13281.812 222353.00 232275.00 559.30 [undef] Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r070-tall-177946969800659.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool TY
Input is CryptoMiner-PT-D05N250, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-tall-177946969800659
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 660K
-rw-r--r-- 1 mcc users 13K Mar 6 13:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K Mar 6 13:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Mar 6 13:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 74K Mar 6 13:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 8.7K Mar 15 08:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 43K Mar 15 08:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Mar 15 08:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K Mar 15 08:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 35K Mar 6 13:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 256K Mar 6 13:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Mar 6 13:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 45K Mar 6 13:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Mar 15 08:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.2K Mar 15 08:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 7.8K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-00
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-01
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-02
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-03
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-04
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-05
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-06
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-07
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-08
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-09
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-10
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-11
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-12
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-13
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-14
FORMULA_NAME CryptoMiner-PT-D05N250-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1780179412683

CANNOT_COMPUTE

BK_STOP 1780179635036

--------------------
content from stderr:

TY MCC
Host: mcc2026
BK_TOOL: TY
Input: /home/mcc/execution
Examination: LTLCardinality
Threads: 4
Storage: /tmp/ty-mcc-storage
Fingerprint set backend: cas
Backend evidence: /tmp/ty-mcc-storage/backend-capability.jsonl
auto-sized (FingerprintOnly): 18 places (17 packed, 59B exact) × 8B/place max = 107B/state → primary_capacity=360182054 state_limit=unbounded
IntelligenceBus: LP seeded 18 place bounds
IntelligenceBus: published 1 P-invariant constraints
BMC: ay not found, skipping bounded model checking
MCC reachability_answer_lane_summary lane=post_smt_witness_bfs status=incomplete stop_reason=state_cap skip_reason=none property_count=1 residual_before=1 seeded=0 unresolved_after=1 visited_states=159068 configured_max_states=200000 effective_max_states=200000 phase_cap_ms=2000 completed=false elapsed_ms=448
AIGER encoding: 94 latches, 18 transitions, 11 constraints
preprocess: latches 94->94->94 inputs 18->18->18 gates 1921->1921->1520 clauses 5929->4575 const_elim=0 scorr_elim=0(iters=1) frts_elim=1 bve_elim=0 frts_bve_iters=2 rewrite_elim=0 dag_rewrite_elim=65 refactor_elim=0 synthesis(rounds=1,gates=-0,depth=-0) ternary=0 ternary_sim=0 renumber=597
Compaction: max_var 1638->1638 (0% reduction)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3 depth=1 blocked=0 natural_exit=true
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=2 lemmas=[0, 0] total=0 inf=0
IC3 depth=1 lemmas=[0] total=0 inf=0
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 depth=2 blocked=0 natural_exit=true
IC3 propagate: all frames [1..2) empty — trivially-safe convergence (#4247)
IC3 CONVERGED at depth=2
IC3 validate: SKIPPING full validation (medium circuit: 94 latches, 80-200 range, #4106)
IC3 depth=1 blocked=0 natural_exit=true
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 domain stats: consecution(restricted=2 fallback=0 rate=100.0%) mic(restricted=3 fallback=0 rate=100.0%) avg_coverage=63.8%
IC3 consecution stats: queries=2 unsat=1 sat=1 unknown=0 verified=0 rejected=0 reject_rate=0.0% domain_restricted=2 full_solver=0
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
IC3 domain stats: consecution(restricted=1 fallback=0 rate=100.0%) mic(restricted=0 fallback=0 rate=0.0%) avg_coverage=98.1%
IC3 consecution stats: queries=1 unsat=0 sat=0 unknown=1 verified=0 rejected=0 reject_rate=0.0% domain_restricted=1 full_solver=0
IC3: 94 latches, 18 inputs, 11 constraints, 94 init_clauses, 4575 trans_clauses, 1 bad (trans/latch: 48.7x, constraint/latch: 0.1x, consec_verify: 1, crosscheck_disabled: false, predprop: false)
fingerprint-only CAS resident target capped from 360182054 to 33554432 states
fingerprint-only: 1 states, depth 0, fp_set 536870912B, collision_guard 80B, workers 4
IntelligenceBus: 0 frontier states, 19 invariants, 18 bounds, 0/0 pruning checks hit
CTL shallow routing: 1/2 properties routed to reachability
IntelligenceBus: LP seeded 18 place bounds
IntelligenceBus: published 1 P-invariant constraints
BMC: ay not found, skipping bounded model checking
MCC reachability_answer_lane_summary lane=post_smt_witness_bfs status=incomplete stop_reason=deadline skip_reason=none property_count=1 residual_before=1 seeded=0 unresolved_after=1 visited_states=64287 configured_max_states=200000 effective_max_states=200000 phase_cap_ms=2000 completed=false elapsed_ms=133
AIGER portfolio skipped; preserving deadline for reachability fallback pipeline
fingerprint-only CAS resident target capped from 360182054 to 33554432 states
fingerprint-only: 1 states, depth 0, fp_set 536870912B, collision_guard 80B, workers 4
IntelligenceBus: 0 frontier states, 19 invariants, 18 bounds, 0/0 pruning checks hit
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-14 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-01 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-02 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-03 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-05 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-06 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
CTL local fallback: CryptoMiner-PT-D05N250-LTLCardinality-08 -> CANNOT_COMPUTE (EDG: local EDG hit the deadline; recursive: local CTL checker hit the deadline)
memory allocation of 256 bytes failed
note: run with `RUST_BACKTRACE=1` environment variable to display a backtrace
/home/mcc/BenchKit/BenchKit_head.sh: line 392: 563 Aborted "${cmd[@]}" > "$stdout_capture"
ty-mcc exited with status 134

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CryptoMiner-PT-D05N250"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="TY"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool TY"
echo " Input is CryptoMiner-PT-D05N250, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-tall-177946969800659"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CryptoMiner-PT-D05N250.tgz
mv CryptoMiner-PT-D05N250 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;