Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2026-input.r050-smll-177946901100196.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2026-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool itstools
Input is CircadianClock-PT-001000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r050-smll-177946901100196
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 416K
-rw-r--r-- 1 mcc users 6.3K Mar 6 10:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Mar 6 10:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Mar 6 10:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 31K Mar 6 10:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 3 18:30 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Mar 3 18:30 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Mar 15 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Mar 15 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 15 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 15 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Mar 6 10:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Mar 6 10:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Mar 6 10:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Mar 6 10:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 15 08:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 15 08:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 11K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-00
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-01
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-02
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-03
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-04
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-05
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-06
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-07
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-08
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-09
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-10
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-11
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-12
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-13
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-14
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1779557153795

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-001000
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
LTLFireability PT
Running Version 202604301425
[2026-05-23 17:25:56] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2026-05-23 17:25:56] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2026-05-23 17:25:56] [INFO ] Load time of PNML (sax parser for PT used): 77 ms
[2026-05-23 17:25:56] [INFO ] Transformed 14 places.
[2026-05-23 17:25:56] [INFO ] Transformed 16 transitions.
[2026-05-23 17:25:56] [INFO ] Parsed PT model containing 14 places and 16 transitions and 58 arcs in 296 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 25 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 5 formulas.
FORMULA CircadianClock-PT-001000-LTLFireability-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-001000-LTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-001000-LTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-001000-LTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-001000-LTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 14 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 15 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:25:57] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
Running PetriSpot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.petrispot.binaries_1.0.0.202604301425/bin/petri64' '--loadKERS=/tmp/petrispot-input-5051634312484560691.kers' '--Pflows' '--basisKERS=/tmp/petrispot-output-4719418441488768786.kers'
[2026-05-23 17:25:57] [INFO ] Running PetriSpot with arguments : [--loadKERS=/tmp/petrispot-input-5051634312484560691.kers, --Pflows, --basisKERS=/tmp/petrispot-output-4719418441488768786.kers]
Culling duplicate invariants (modulo rational): removing 7 columns.
Culled 7 columns in 0 ms.
// Phase 1: matrix 14 rows 7 cols 21 entries
Finished phase 1 with 7 SingleSign rule and 0 generalized
[2026-05-23 17:25:57] [INFO ] Computed 7 invariants in 0 ms
Computed 7 P flows in 1 ms.
Exported basis to /tmp/petrispot-output-4719418441488768786.kers
Total runtime 1 ms.
[2026-05-23 17:25:57] [INFO ] Implicit Places using invariants in 299 ms returned []
[2026-05-23 17:25:57] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:25:57] [INFO ] Invariant cache hit.
[2026-05-23 17:25:57] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:25:57] [INFO ] Implicit Places using invariants and state equation in 69 ms returned []
Implicit Place search using SMT with State Equation took 440 ms to find 0 implicit places.
Running 14 sub problems to find dead transitions.
[2026-05-23 17:25:57] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:25:57] [INFO ] Invariant cache hit.
[2026-05-23 17:25:57] [INFO ] State equation strengthened by 2 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/14 variables, 7/7 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/14 variables, 0/7 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 2 (OVERLAPS) 14/28 variables, 14/21 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/28 variables, 2/23 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/28 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 5 (OVERLAPS) 0/28 variables, 0/23 constraints. Problems are: Problem set: 0 solved, 14 unsolved
No progress, stopping.
After SMT solving in domain Real declared 28/28 variables, and 23 constraints, problems are : Problem set: 0 solved, 14 unsolved in 485 ms.
Refiners :[Positive P Invariants (semi-flows): 7/7 constraints, State Equation: 14/14 constraints, ReadFeed: 2/2 constraints, PredecessorRefiner: 14/14 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 14 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/14 variables, 7/7 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/14 variables, 0/7 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 2 (OVERLAPS) 14/28 variables, 14/21 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/28 variables, 2/23 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/28 variables, 14/37 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/28 variables, 0/37 constraints. Problems are: Problem set: 0 solved, 14 unsolved
At refinement iteration 6 (OVERLAPS) 0/28 variables, 0/37 constraints. Problems are: Problem set: 0 solved, 14 unsolved
No progress, stopping.
After SMT solving in domain Int declared 28/28 variables, and 37 constraints, problems are : Problem set: 0 solved, 14 unsolved in 425 ms.
Refiners :[Positive P Invariants (semi-flows): 7/7 constraints, State Equation: 14/14 constraints, ReadFeed: 2/2 constraints, PredecessorRefiner: 14/14 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 946ms problems are : Problem set: 0 solved, 14 unsolved
Search for dead transitions found 0 dead transitions in 962ms
Finished structural reductions in LTL mode , in 1 iterations and 1476 ms. Remains : 14/14 places, 16/16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:25:58] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:25:58] [INFO ] Invariant cache hit.
[2026-05-23 17:25:58] [INFO ] Implicit Places using invariants in 35 ms returned []
[2026-05-23 17:25:58] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:25:58] [INFO ] Invariant cache hit.
[2026-05-23 17:25:58] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:25:58] [INFO ] Implicit Places using invariants and state equation in 47 ms returned []
Implicit Place search using SMT with State Equation took 84 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 85 ms. Remains : 14/14 places, 16/16 transitions.
Support contains 14 out of 14 places after structural reductions.
[2026-05-23 17:25:58] [INFO ] Flatten gal took : 31 ms
[2026-05-23 17:25:58] [INFO ] Flatten gal took : 11 ms
[2026-05-23 17:25:58] [INFO ] Input system was already deterministic with 16 transitions.
Reduction of identical properties reduced properties to check from 21 to 19
RANDOM walk for 40050 steps (8 resets) in 313 ms. (127 steps per ms) remains 7/19 properties
BEST_FIRST walk for 2308 steps (0 resets) in 31 ms. (72 steps per ms) remains 0/7 properties
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 3 out of 14 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 6 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:25:59] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:25:59] [INFO ] Invariant cache hit.
[2026-05-23 17:25:59] [INFO ] Implicit Places using invariants in 38 ms returned []
[2026-05-23 17:25:59] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:25:59] [INFO ] Invariant cache hit.
[2026-05-23 17:25:59] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:25:59] [INFO ] Implicit Places using invariants and state equation in 48 ms returned []
Implicit Place search using SMT with State Equation took 88 ms to find 0 implicit places.
[2026-05-23 17:25:59] [INFO ] Redundant transitions in 16 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_LTL mode , in 1 iterations and 120 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Stuttering acceptance computed with spot in 206 ms :[(NOT p0)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-02
Product exploration explored 100000 steps with 0 reset in 449 ms.
Stack based approach found an accepted trace after 35 steps with 0 reset with depth 36 and stack size 27 in 1 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-02 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-02 finished in 895 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((G(!p0)&&F(p1))||(X(X((p0||X(p2)))) U ((!p3&&X(X((p0||X(p2)))))||X(X(G((p0||X(p2)))))))))'
Support contains 6 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:00] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:00] [INFO ] Invariant cache hit.
[2026-05-23 17:26:00] [INFO ] Implicit Places using invariants in 36 ms returned []
[2026-05-23 17:26:00] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:00] [INFO ] Invariant cache hit.
[2026-05-23 17:26:00] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:00] [INFO ] Implicit Places using invariants and state equation in 56 ms returned []
Implicit Place search using SMT with State Equation took 95 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 96 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((X(X((p0||X(p1)))) U ((!p2&&X(X((p0||X(p1)))))||X(X(G((p0||X(p1)))))))||(G(!p0)&&F(p3))))'
Stuttering acceptance computed with spot in 919 ms :[(AND (NOT p0) (NOT p1) (NOT p3)), false, (AND (NOT p0) (NOT p3) (NOT p1)), (AND (NOT p0) (NOT p1)), false, (AND (NOT p0) (NOT p1)), (AND (NOT p3) (NOT p0) (NOT p1)), false, (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1) (NOT p3)), (AND p0 (NOT p1)), (NOT p1), true, (AND (NOT p3) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1) (NOT p3)), p0, (NOT p3)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-03
Entered a terminal (fully accepting) state of product in 78 steps with 21 reset in 1 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-03 finished in 1107 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 2 out of 14 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 3 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:01] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:01] [INFO ] Invariant cache hit.
[2026-05-23 17:26:01] [INFO ] Implicit Places using invariants in 45 ms returned []
[2026-05-23 17:26:01] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:01] [INFO ] Invariant cache hit.
[2026-05-23 17:26:01] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:01] [INFO ] Implicit Places using invariants and state equation in 70 ms returned []
Implicit Place search using SMT with State Equation took 119 ms to find 0 implicit places.
[2026-05-23 17:26:01] [INFO ] Redundant transitions in 21 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_LTL mode , in 1 iterations and 152 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Stuttering acceptance computed with spot in 51 ms :[(NOT p0)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-04
Product exploration explored 100000 steps with 0 reset in 302 ms.
Stack based approach found an accepted trace after 2 steps with 0 reset with depth 3 and stack size 3 in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-04 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-04 finished in 542 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F((G(((p2||F(p3))&&p1))&&p0)) U p4))'
Support contains 4 out of 14 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:02] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:02] [INFO ] Invariant cache hit.
[2026-05-23 17:26:02] [INFO ] Implicit Places using invariants in 33 ms returned []
[2026-05-23 17:26:02] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:02] [INFO ] Invariant cache hit.
[2026-05-23 17:26:02] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:02] [INFO ] Implicit Places using invariants and state equation in 51 ms returned []
Implicit Place search using SMT with State Equation took 86 ms to find 0 implicit places.
[2026-05-23 17:26:02] [INFO ] Redundant transitions in 19 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_LTL mode , in 1 iterations and 114 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F((G(((p2||F(p3))&&p1))&&p0)) U p4))'
Stuttering acceptance computed with spot in 363 ms :[(NOT p4), (OR (NOT p0) (NOT p1) (AND (NOT p2) (NOT p3))), (OR (AND (NOT p0) (NOT p3)) (AND (NOT p1) (NOT p3)) (AND (NOT p2) (NOT p3))), (OR (NOT p1) (AND (NOT p2) (NOT p3))), (OR (AND (NOT p1) (NOT p3)) (AND (NOT p2) (NOT p3)))]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-06
Product exploration explored 100000 steps with 14 reset in 254 ms.
Stack based approach found an accepted trace after 4 steps with 0 reset with depth 5 and stack size 5 in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-06 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-06 finished in 786 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&F(p1)&&X(X(F(p2)))))'
Support contains 6 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:02] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:02] [INFO ] Invariant cache hit.
[2026-05-23 17:26:02] [INFO ] Implicit Places using invariants in 29 ms returned []
[2026-05-23 17:26:02] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:02] [INFO ] Invariant cache hit.
[2026-05-23 17:26:03] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:03] [INFO ] Implicit Places using invariants and state equation in 44 ms returned []
Implicit Place search using SMT with State Equation took 76 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 78 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&F(p1)&&X(X(F(p2)))))'
Stuttering acceptance computed with spot in 190 ms :[(OR (NOT p1) (NOT p0) (NOT p2)), (NOT p0), (NOT p1), (NOT p2), (NOT p2)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-07
Product exploration explored 100000 steps with 3765 reset in 220 ms.
Stack based approach found an accepted trace after 21 steps with 1 reset with depth 20 and stack size 20 in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-07 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-07 finished in 522 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 5 out of 14 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 3 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:03] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:03] [INFO ] Invariant cache hit.
[2026-05-23 17:26:03] [INFO ] Implicit Places using invariants in 41 ms returned []
[2026-05-23 17:26:03] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:03] [INFO ] Invariant cache hit.
[2026-05-23 17:26:03] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:03] [INFO ] Implicit Places using invariants and state equation in 64 ms returned []
Implicit Place search using SMT with State Equation took 108 ms to find 0 implicit places.
[2026-05-23 17:26:03] [INFO ] Redundant transitions in 22 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_LTL mode , in 1 iterations and 141 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Stuttering acceptance computed with spot in 101 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-08
Product exploration explored 100000 steps with 695 reset in 240 ms.
Stack based approach found an accepted trace after 3 steps with 0 reset with depth 4 and stack size 4 in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-08 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-08 finished in 523 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((((F(!p0) U X(p1)) U G(!p2))&&X(p3)))'
Support contains 5 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:04] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:04] [INFO ] Invariant cache hit.
[2026-05-23 17:26:04] [INFO ] Implicit Places using invariants in 38 ms returned []
[2026-05-23 17:26:04] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:04] [INFO ] Invariant cache hit.
[2026-05-23 17:26:04] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:04] [INFO ] Implicit Places using invariants and state equation in 62 ms returned []
Implicit Place search using SMT with State Equation took 103 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 105 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((((F(!p0) U X(p1)) U G(!p2))&&X(p3)))'
Stuttering acceptance computed with spot in 460 ms :[(OR (NOT p3) p2), (NOT p3), p2, (AND p0 p2 (NOT p1)), (NOT p1), (AND p0 (NOT p1)), true, p0, (AND p0 p2 p1)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-09
Entered a terminal (fully accepting) state of product in 17 steps with 5 reset in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-09 finished in 644 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(p0) U X(G((p1||G(p2)))))))'
Support contains 6 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:04] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:04] [INFO ] Invariant cache hit.
[2026-05-23 17:26:04] [INFO ] Implicit Places using invariants in 42 ms returned []
[2026-05-23 17:26:04] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:04] [INFO ] Invariant cache hit.
[2026-05-23 17:26:04] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:04] [INFO ] Implicit Places using invariants and state equation in 53 ms returned []
Implicit Place search using SMT with State Equation took 97 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(p0) U X(G((G(p1)||p2))))))'
Stuttering acceptance computed with spot in 300 ms :[(AND (NOT p1) (NOT p2)), (AND (NOT p1) (NOT p2)), (AND (NOT p0) (NOT p1) (NOT p2)), (AND (NOT p1) (NOT p2)), (NOT p0), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-10
Product exploration explored 100000 steps with 7842 reset in 192 ms.
Stack based approach found an accepted trace after 20 steps with 2 reset with depth 9 and stack size 9 in 1 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-10 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-10 finished in 650 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 2 out of 14 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:05] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:05] [INFO ] Invariant cache hit.
[2026-05-23 17:26:05] [INFO ] Implicit Places using invariants in 45 ms returned []
[2026-05-23 17:26:05] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:05] [INFO ] Invariant cache hit.
[2026-05-23 17:26:05] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:05] [INFO ] Implicit Places using invariants and state equation in 52 ms returned []
Implicit Place search using SMT with State Equation took 100 ms to find 0 implicit places.
[2026-05-23 17:26:05] [INFO ] Redundant transitions in 13 ms returned []
Skipped dead transition search.
Finished structural reductions in SI_LTL mode , in 1 iterations and 124 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-11
Product exploration explored 100000 steps with 3222 reset in 109 ms.
Stack based approach found an accepted trace after 2 steps with 0 reset with depth 3 and stack size 3 in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-11 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-11 finished in 304 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(X(X(F(p0)))) U (p1 U p0)))'
Support contains 3 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 0 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:05] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:05] [INFO ] Invariant cache hit.
[2026-05-23 17:26:05] [INFO ] Implicit Places using invariants in 31 ms returned []
[2026-05-23 17:26:05] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:05] [INFO ] Invariant cache hit.
[2026-05-23 17:26:05] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:05] [INFO ] Implicit Places using invariants and state equation in 56 ms returned []
Implicit Place search using SMT with State Equation took 90 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 90 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(X(X(F(p0)))) U (p1 U p0)))'
Stuttering acceptance computed with spot in 202 ms :[(NOT p0), (NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-12
Product exploration explored 100000 steps with 3231 reset in 124 ms.
Stack based approach found an accepted trace after 5 steps with 0 reset with depth 6 and stack size 6 in 0 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-12 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-12 finished in 463 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F((X(X(!p0))||p1)) U (G(F((p1||X(X(!p0)))))||(F((p1||X(X(!p0))))&&(F(!p0) U ((!p1&&F(!p0))||G(F(!p0)))))))))'
Support contains 3 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2026-05-23 17:26:06] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:06] [INFO ] Invariant cache hit.
[2026-05-23 17:26:06] [INFO ] Implicit Places using invariants in 38 ms returned []
[2026-05-23 17:26:06] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2026-05-23 17:26:06] [INFO ] Invariant cache hit.
[2026-05-23 17:26:06] [INFO ] State equation strengthened by 2 read => feed constraints.
[2026-05-23 17:26:06] [INFO ] Implicit Places using invariants and state equation in 54 ms returned []
Implicit Place search using SMT with State Equation took 94 ms to find 0 implicit places.
Skipped dead transition search.
Finished structural reductions in LTL mode , in 1 iterations and 95 ms. Remains : 14/14 places, 16/16 transitions.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202604301425/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F((X(X(!p0))||p1)) U (G(F((p1||X(X(!p0)))))||(F((p1||X(X(!p0))))&&(F(!p0) U ((!p1&&F(!p0))||G(F(!p0)))))))))'
Stuttering acceptance computed with spot in 310 ms :[(AND (NOT p1) p0), (AND (NOT p1) p0), (AND (NOT p1) p0), (AND p0 (NOT p1)), (AND (NOT p1) p0), (AND p0 (NOT p1))]
Running random walk in product with property : CircadianClock-PT-001000-LTLFireability-14
Product exploration explored 100000 steps with 271 reset in 270 ms.
Stack based approach found an accepted trace after 72371 steps with 81 reset with depth 40 and stack size 37 in 394 ms.
FORMULA CircadianClock-PT-001000-LTLFireability-14 FALSE TECHNIQUES STACK_TEST
Treatment of property CircadianClock-PT-001000-LTLFireability-14 finished in 1147 ms.
All properties solved by simple procedures.
Total runtime 10939 ms.

BK_STOP 1779557167274

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202604301425.jar
+ VERSION=202604301425
+ echo 'Running Version 202604301425'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool itstools"
echo " Input is CircadianClock-PT-001000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r050-smll-177946901100196"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;