Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/sdalzilio/mcc2026-input.r006-oct2-177944368500095.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/sdalzilio/mcc2026-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5973
Executing tool TY
Input is AirplaneLD-PT-0050, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-177944368500095
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 39K Mar 4 17:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 165K Mar 4 17:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Mar 4 17:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 137K Mar 4 17:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 3 18:30 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Mar 3 18:30 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 22K Mar 15 07:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Mar 15 07:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 17K Mar 15 07:00 LTLFireability.txt
-rw-r--r-- 1 mcc users 80K Mar 15 07:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 92K Mar 4 17:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 384K Mar 4 17:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 58K Mar 4 17:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 369K Mar 4 17:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 5.3K Mar 15 07:00 UpperBounds.txt
-rw-r--r-- 1 mcc users 11K Mar 15 07:00 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 3 18:30 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 3 18:30 instance
-rw-r--r-- 1 mcc users 6 Mar 3 18:30 iscolored
-rw-r--r-- 1 mcc users 219K Mar 3 18:30 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-00
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-01
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-02
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-03
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-04
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-05
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-06
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-07
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-08
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-09
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-10
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-11
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-12
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-13
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-14
FORMULA_NAME AirplaneLD-PT-0050-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1780063098539

CANNOT_COMPUTE

BK_STOP 1780065957039

--------------------
content from stderr:

TY MCC
Host: mcc2026
BK_TOOL: TY
Input: /home/mcc/execution
Examination: ReachabilityFireability
Threads: 4
Storage: /tmp/ty-mcc-storage
Fingerprint set backend: cas
Backend evidence: /tmp/ty-mcc-storage/backend-capability.jsonl
auto-sized (FingerprintOnly): 369 places (368 packed, 1669B exact) × 8B/place max = 1717B/state → primary_capacity=360024089 state_limit=unbounded
IntelligenceBus: LP seeded 369 place bounds
IntelligenceBus: published 156 P-invariant constraints
BMC: ay not found, skipping bounded model checking
MCC reachability_answer_lane_summary lane=post_smt_witness_bfs status=incomplete stop_reason=state_cap skip_reason=none property_count=16 residual_before=16 seeded=0 unresolved_after=16 visited_states=221 configured_max_states=200000 effective_max_states=15155 phase_cap_ms=2000 completed=false elapsed_ms=61
AIGER portfolio deferred; preserving fireability witness/proof lanes
Random walk seeded 8/16 reachability verdicts
Reachability: unresolved AG fireability predicates require original-net full BFS for soundness
fingerprint-only CAS resident target capped from 360024089 to 33554432 states
memory allocation of memory allocation of 16691669 bytes failed
bytes failed
skipping backtrace printing to avoid potential recursion
note: run with `RUST_BACKTRACE=1` environment variable to display a backtrace
memory allocation of 1669 bytes failed
skipping backtrace printing to avoid potential recursion
/home/mcc/BenchKit/BenchKit_head.sh: line 392: 548 Aborted "${cmd[@]}" > "$stdout_capture"
ty-mcc exited with status 134

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0050"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="TY"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5973"
echo " Executing tool TY"
echo " Input is AirplaneLD-PT-0050, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-177944368500095"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0050.tgz
mv AirplaneLD-PT-0050 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;