Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2025-input.r242-tall-174915593900532.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2025-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5832
Executing tool tapaal
Input is TwoPhaseLocking-PT-nC00200vD, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r242-tall-174915593900532
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 8.9K May 29 14:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 29 14:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 29 14:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 29 14:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K May 29 14:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 29 14:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 29 14:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K May 29 14:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 29 14:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K May 29 14:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K May 29 14:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K May 29 14:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 29 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K May 29 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 29 14:33 equiv_col
-rw-r--r-- 1 mcc users 10 May 29 14:33 instance
-rw-r--r-- 1 mcc users 6 May 29 14:33 iscolored
-rw-r--r-- 1 mcc users 4.6K May 29 14:33 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-00
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-01
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-02
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-03
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-04
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-05
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-06
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-07
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-08
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-09
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-10
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-11
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-12
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-13
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-14
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1749243329078

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL 2025-v2
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying LTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys
MF=/home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)

Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 1017 /home/mcc/BenchKit/bin/verifypn -n -ltl -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./LTLFireability.xml

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 2 was solved

Query is NOT satisfied.

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 7 was solved

Query is satisfied.

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 12 was solved

Query is satisfied.

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 13 was solved

Query is satisfied.

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 15 was solved

Query is satisfied.
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Time left: 3590

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (11 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.013029 on verification
@@@0.02,19232@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 1 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-00 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3590
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.01467 on verification
@@@0.01,19388@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 2 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-10 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3589
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.009515 on verification
@@@0.01,19532@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 3 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-08 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3589
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is satisfied.
Spent 0.008707 on verification
@@@0.01,18968@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 4 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-04 TRUE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3589
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.011406 on verification
@@@0.01,19548@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 5 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-05 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3589
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.014654 on verification
@@@0.01,20600@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 6 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-03 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3589
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.009961 on verification
@@@0.01,19796@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 7 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-14 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3588
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.05803 on verification
@@@0.06,149300@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl tarjan --ltl-heur fire-count -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 8 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-06 FALSE TECHNIQUES EXPLICIT TARJAN WEAK_SKIP STUBBORN AUT_STUB HEURISTIC LOGFIRECOUNT_HEUR(5000) OPTIM-1
Time left: 3588
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is satisfied.
Spent 0.06049 on verification
@@@0.06,148656@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl tarjan --ltl-heur dist -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 9 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-09 TRUE TECHNIQUES EXPLICIT TARJAN WEAK_SKIP STUBBORN AUT_STUB HEURISTIC DIST_HEUR OPTIM-1
Time left: 3588
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.057673 on verification
@@@0.06,147740@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl tarjan --ltl-heur dist -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 10 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-11 FALSE TECHNIQUES EXPLICIT TARJAN WEAK_SKIP STUBBORN AUT_STUB HEURISTIC DIST_HEUR OPTIM-1
Time left: 3588
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)

Query index 0 was solved
Query is NOT satisfied.
Spent 0.02576 on verification
@@@0.04,21484@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-ltl ndfs -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.0FLglCDr0D /home/mcc/BenchKit/bin/tmp/tmp.ppwEZl88ys --binary-query-io 1 -x 11 -n

FORMULA TwoPhaseLocking-PT-nC00200vD-LTLFireability-01 FALSE TECHNIQUES EXPLICIT NDFS WEAK_SKIP HEURISTIC AUTOMATON_HEUR OPTIM-1
Time left: 3587
All queries are solved
Time left: 3587
terminated-with-cleanup

BK_STOP 1749243332238

--------------------
content from stderr:

ERROR: A query could not be translated from CTL* to CTL.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC00200vD"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5832"
echo " Executing tool tapaal"
echo " Input is TwoPhaseLocking-PT-nC00200vD, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r242-tall-174915593900532"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC00200vD.tgz
mv TwoPhaseLocking-PT-nC00200vD execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;