Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2025-input.r144-tall-174876815800474.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2025-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5832
Executing tool tapaal
Input is PermAdmissibility-COL-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r144-tall-174876815800474
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 6.5K May 29 14:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 29 14:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 29 14:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K May 29 14:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 29 14:32 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 29 14:32 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K May 29 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K May 29 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 29 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 29 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K May 29 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K May 29 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K May 29 14:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K May 29 14:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K May 29 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 29 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 29 14:32 equiv_pt
-rw-r--r-- 1 mcc users 3 May 29 14:32 instance
-rw-r--r-- 1 mcc users 5 May 29 14:32 iscolored
-rw-r--r-- 1 mcc users 37K May 29 14:32 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-00
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-01
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-02
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-03
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-04
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-05
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-06
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-07
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-08
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-09
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-10
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-11
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-12
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-13
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-14
FORMULA_NAME PermAdmissibility-COL-10-CTLFireability-2025-15

=== Now, execution of the tool begins

BK_START 1748873520130

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL 2025-v2
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg
MF=/home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)

Unable to decide if PermAdmissibility-COL-10-CTLFireability-2025-07 is satisfied.

Query is MAYBE satisfied.

Spent 0.001247 on verification
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml


Time left: 3590

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is NOT satisfied.

Spent 0.001307 on verification
@@@0.00,5680@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s BestFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 1 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-07 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3590
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.047333 on verification
@@@0.05,56716@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RPFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 2 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.084129 on verification
@@@0.08,57572@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s BestFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 3 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.056738 on verification
@@@0.06,56520@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s DFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 4 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.049953 on verification
@@@0.06,56976@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s BFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 5 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 62.5165 on verification
@@@62.55,1276844@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RPFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 6 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3526
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 84.5846 on verification
@@@84.64,2086916@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RPFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 7 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3441
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 140.784 on verification
@@@140.86,2600476@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RPFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 8 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3300
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.048168 on verification
@@@0.05,56616@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s BestFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 9 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3299
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 18.2779 on verification
@@@18.29,421084@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s DFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 10 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3281
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 26.3178 on verification
@@@26.33,564844@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s DFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 11 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3254
------------------- QUERY 12 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 60.1512 on verification
@@@60.18,1034524@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RPFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 12 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3194
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.048955 on verification
@@@0.05,56604@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s BestFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 13 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3194
------------------- QUERY 14 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 48.6067 on verification
@@@48.64,1190160@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RPFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 14 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3145
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.043801 on verification
@@@0.04,56608@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s DFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 15 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3144
------------------- QUERY 16 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.135193 on verification
@@@0.13,58008@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s DFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.k0FzBnK0jH /home/mcc/BenchKit/bin/tmp/tmp.bq4ry8WcSg --binary-query-io 1 -x 16 -n

FORMULA PermAdmissibility-COL-10-CTLFireability-2025-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3144
All queries are solved
Time left: 3144
terminated-with-cleanup

BK_STOP 1748873966508

--------------------
content from stderr:

Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-15
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-14
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-13
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-12
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-11
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-10
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-09
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-08
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-06
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-05
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-04
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-03
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-02
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-01
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping PermAdmissibility-COL-10-CTLFireability-2025-00

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5832"
echo " Executing tool tapaal"
echo " Input is PermAdmissibility-COL-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r144-tall-174876815800474"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-10.tgz
mv PermAdmissibility-COL-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;