Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2025-input.r114-tall-174876423000614.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2025-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5832
Executing tool itstools
Input is LamportFastMutEx-COL-4, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r114-tall-174876423000614
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 6.7K May 29 14:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K May 29 14:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K May 29 14:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 29 14:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 29 14:32 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 29 14:32 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K May 29 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 29 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 29 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 29 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K May 29 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K May 29 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K May 29 14:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K May 29 14:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 29 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 29 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 29 14:32 equiv_pt
-rw-r--r-- 1 mcc users 2 May 29 14:32 instance
-rw-r--r-- 1 mcc users 5 May 29 14:32 iscolored
-rw-r--r-- 1 mcc users 40K May 29 14:32 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-01
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-02
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-05
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-06
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-07
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-08
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-10
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-11
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-12
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-14
FORMULA_NAME LamportFastMutEx-COL-4-ReachabilityCardinality-2025-15

=== Now, execution of the tool begins

BK_START 1748872722420

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-4
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is COL
ReachabilityCardinality COL
Running Version 202505121319
[2025-06-02 13:58:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2025-06-02 13:58:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2025-06-02 13:58:44] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2025-06-02 13:58:44] [WARNING] Using fallBack plugin, rng conformance not checked
[2025-06-02 13:58:44] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 673 ms
[2025-06-02 13:58:44] [INFO ] Imported 18 HL places and 17 HL transitions for a total of 135 PT places and 285.0 transition bindings in 22 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 18 ms.
Working with output stream class java.io.PrintStream
[2025-06-02 13:58:44] [INFO ] Built PT skeleton of HLPN with 18 places and 17 transitions 68 arcs in 10 ms.
[2025-06-02 13:58:44] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
Remains 16 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
[2025-06-02 13:58:45] [INFO ] Flatten gal took : 21 ms
[2025-06-02 13:58:45] [INFO ] Flatten gal took : 2 ms
[2025-06-02 13:58:45] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality13974183702111705268.gal : 4 ms
[2025-06-02 13:58:45] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality1620189335788311180.prop : 12 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality13974183702111705268.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality1620189335788311180.prop' '--nowitness' '--gen-order' 'FOLLOW'
RANDOM walk for 40015 steps (8 resets) in 888 ms. (45 steps per ms) remains 8/13 properties

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...329
Loading property file /tmp/ReachabilityCardinality1620189335788311180.prop.
SDD proceeding with computation,13 properties remain. new max is 4
SDD size :1 after 7
SDD proceeding with computation,13 properties remain. new max is 8
SDD size :7 after 20
SDD proceeding with computation,13 properties remain. new max is 16
SDD size :20 after 105
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09 is true.
SDD proceeding with computation,12 properties remain. new max is 16
SDD size :105 after 704
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13 is true.
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00 is true.
SDD proceeding with computation,10 properties remain. new max is 16
SDD size :2821 after 3263
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
petri\_inst\_inst,4060,0.039695,4116,2,124,14,1621,16,0,176,1274,0
Total reachable state count : 4060

Verifying 13 reachability properties.
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00,910,0.040244,4116,2,66,14,1621,17,0,198,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-02 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-02,0,0.040609,4372,1,0,14,1621,17,0,198,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03,91,0.040723,4372,2,42,14,1621,17,0,198,1274,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04,91,0.04082,4372,2,42,14,1621,17,0,198,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-05 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-05,0,0.040925,4372,1,0,14,1621,17,0,198,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-06 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-06,0,0.041335,4372,1,0,14,1621,17,0,204,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-07 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-07,0,0.05471,4372,1,0,14,1621,17,0,214,1274,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-08 does not hold.
No reachable states exhibit your property : LamportFastMutEx-COL-4-ReachabilityCardinality-2025-08

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-08,0,0.055453,4372,1,0,14,1621,17,0,214,1274,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09,1,0.055662,4372,2,16,14,1621,18,0,220,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-10 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-10,0,0.05582,4372,1,0,14,1621,18,0,220,1274,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-12 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-12,0,0.055928,4372,1,0,14,1621,18,0,220,1274,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13,220,0.056061,4372,2,46,14,1621,19,0,225,1274,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-14 does not hold.
No reachable states exhibit your property : LamportFastMutEx-COL-4-ReachabilityCardinality-2025-14

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-14,0,0.057222,4372,1,0,14,1621,19,0,235,1274,0
BEST_FIRST walk for 40002 steps (8 resets) in 560 ms. (71 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40003 steps (8 resets) in 389 ms. (102 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (8 resets) in 484 ms. (82 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40003 steps (8 resets) in 545 ms. (73 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40003 steps (8 resets) in 240 ms. (165 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (8 resets) in 187 ms. (212 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (8 resets) in 120 ms. (330 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40003 steps (8 resets) in 171 ms. (232 steps per ms) remains 8/8 properties
RANDOM walk for 0 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/0 properties
[2025-06-02 13:58:46] [INFO ] Flatten gal took : 2 ms
[2025-06-02 13:58:46] [INFO ] Flatten gal took : 3 ms
RANDOM walk for 0 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/0 properties
Finished probabilistic random walk after 0 steps, run visited all 0 properties in 0 ms. (steps per millisecond=0 )
[2025-06-02 13:58:46] [INFO ] Flatten gal took : 3 ms
[2025-06-02 13:58:46] [INFO ] Flatten gal took : 2 ms
[2025-06-02 13:58:46] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality11841130386204776106.gal : 1 ms
[2025-06-02 13:58:46] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality15062549091621600047.prop : 0 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality11841130386204776106.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality15062549091621600047.prop' '--nowitness' '--gen-order' 'FOLLOW'

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...330
Loading property file /tmp/ReachabilityCardinality15062549091621600047.prop.
Found states matching all0 target predicate
Will report total states built up to this point. Computation was interrupted after 3 fixpoint passes
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
petri\_inst\_inst,7,0.002648,3972,2,23,5,68,6,0,80,32,0
Total reachable state count : 7

ITS runner timed out or was interrupted.
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-01 FALSE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-02 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-05 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-06 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-07 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-08 FALSE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-10 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-11 FALSE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-12 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-14 FALSE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-15 TRUE TECHNIQUES CPN_APPROX
Domain [pid(5), pid(5)] of place P_wait breaks symmetries in sort pid
Symmetric sort wr.t. initial and guards and successors and join/free detected :P_bool
Arc [3:1*[$i, 1]] contains constants of sort P_bool
Transition T_setbi_2 : constants on arcs in [[3:1*[$i, 1]]] introduces in P_bool(2) partition with 1 elements that refines current partition to 2 subsets.
[2025-06-02 13:58:46] [INFO ] Unfolded HLPN to a Petri net with 135 places and 230 transitions 990 arcs in 54 ms.
[2025-06-02 13:58:46] [INFO ] Unfolded 16 HLPN properties in 0 ms.
Deduced a syphon composed of 33 places in 1 ms
Reduce places removed 33 places and 50 transitions.
[2025-06-02 13:58:46] [INFO ] Flatten gal took : 150 ms
[2025-06-02 13:58:46] [INFO ] Flatten gal took : 22 ms
[2025-06-02 13:58:46] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality17599089399390546704.gal : 12 ms
[2025-06-02 13:58:46] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality12014329459979077523.prop : 2 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality17599089399390546704.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality12014329459979077523.prop' '--nowitness' '--gen-order' 'FOLLOW'

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...330
Loading property file /tmp/ReachabilityCardinality12014329459979077523.prop.
SDD proceeding with computation,5 properties remain. new max is 4
SDD size :1 after 5
SDD proceeding with computation,5 properties remain. new max is 8
SDD size :5 after 7
SDD proceeding with computation,5 properties remain. new max is 16
SDD size :7 after 9
SDD proceeding with computation,5 properties remain. new max is 32
SDD size :9 after 62
SDD proceeding with computation,5 properties remain. new max is 64
SDD size :62 after 105
SDD proceeding with computation,5 properties remain. new max is 128
SDD size :105 after 197
RANDOM walk for 40000 steps (8 resets) in 847 ms. (47 steps per ms) remains 1/5 properties
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00 is true.
SDD proceeding with computation,4 properties remain. new max is 128
SDD size :197 after 809
SDD proceeding with computation,4 properties remain. new max is 256
SDD size :809 after 1243
BEST_FIRST walk for 40003 steps (8 resets) in 162 ms. (245 steps per ms) remains 1/1 properties
SDD proceeding with computation,4 properties remain. new max is 512
SDD size :1243 after 1854
[2025-06-02 13:58:46] [INFO ] Flow matrix only has 144 transitions (discarded 36 similar events)
SDD proceeding with computation,4 properties remain. new max is 1024
SDD size :1854 after 3154
// Phase 1: matrix 144 rows 102 cols
[2025-06-02 13:58:46] [INFO ] Computed 26 invariants in 17 ms
[2025-06-02 13:58:46] [INFO ] State equation strengthened by 40 read => feed constraints.
SDD proceeding with computation,4 properties remain. new max is 2048
SDD size :3154 after 21545
Starting Z3 with timeout 5.0 s and query timeout 500.0 ms
SDD proceeding with computation,4 properties remain. new max is 4096
SDD size :21545 after 39986
At refinement iteration 0 (INCLUDED_ONLY) 0/40 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 44/84 variables, 20/20 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/84 variables, 0/20 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 144/228 variables, 84/104 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/228 variables, 40/144 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/228 variables, 0/144 constraints. Problems are: Problem set: 0 solved, 1 unsolved
All remaining problems are real, not stopping.
At refinement iteration 6 (OVERLAPS) 18/246 variables, 18/162 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/246 variables, 6/168 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/246 variables, 0/168 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 9 (OVERLAPS) 0/246 variables, 0/168 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 246/246 variables, and 168 constraints, problems are : Problem set: 0 solved, 1 unsolved in 479 ms.
Refiners :[Positive P Invariants (semi-flows): 26/26 constraints, State Equation: 102/102 constraints, ReadFeed: 40/40 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1 unsolved
Starting Z3 with timeout 5.0 s and query timeout 500.0 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/40 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 44/84 variables, 20/20 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/84 variables, 0/20 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 144/228 variables, 84/104 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/228 variables, 40/144 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/228 variables, 0/144 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 6 (OVERLAPS) 18/246 variables, 18/162 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/246 variables, 6/168 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/246 variables, 1/169 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/246 variables, 0/169 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:47] [INFO ] Deduced a trap composed of 14 places in 73 ms of which 9 ms to minimize.
At refinement iteration 10 (OVERLAPS) 0/246 variables, 1/170 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13 is true.
SDD proceeding with computation,3 properties remain. new max is 4096
SDD size :39986 after 91096
[2025-06-02 13:58:47] [INFO ] Deduced a trap composed of 14 places in 59 ms of which 4 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:47] [INFO ] Deduced a trap composed of 21 places in 57 ms of which 8 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:47] [INFO ] Deduced a trap composed of 14 places in 53 ms of which 4 ms to minimize.
At refinement iteration 11 (INCLUDED_ONLY) 0/246 variables, 3/173 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:47] [INFO ] Deduced a trap composed of 14 places in 60 ms of which 7 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:47] [INFO ] Deduced a trap composed of 14 places in 66 ms of which 6 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 14 places in 76 ms of which 7 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 21 places in 71 ms of which 7 ms to minimize.
At refinement iteration 12 (INCLUDED_ONLY) 0/246 variables, 4/177 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 14 places in 69 ms of which 6 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
SDD proceeding with computation,3 properties remain. new max is 8192
SDD size :91096 after 176325
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 15 places in 72 ms of which 6 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 16 places in 69 ms of which 7 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 21 places in 74 ms of which 7 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 21 places in 77 ms of which 8 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 13:58:48] [INFO ] Deduced a trap composed of 16 places in 69 ms of which 6 ms to minimize.
At refinement iteration 13 (INCLUDED_ONLY) 0/246 variables, 6/183 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/246 variables, 0/183 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 15 (OVERLAPS) 0/246 variables, 0/183 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Int declared 246/246 variables, and 183 constraints, problems are : Problem set: 0 solved, 1 unsolved in 1461 ms.
Refiners :[Positive P Invariants (semi-flows): 26/26 constraints, State Equation: 102/102 constraints, ReadFeed: 40/40 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 14/14 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 2044ms problems are : Problem set: 0 solved, 1 unsolved
Parikh walk visited 0 properties in 47 ms.
Support contains 40 out of 102 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 102/102 places, 180/180 transitions.
Applied a total of 0 rules in 13 ms. Remains 102 /102 variables (removed 0) and now considering 180/180 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 20 ms. Remains : 102/102 places, 180/180 transitions.
RANDOM walk for 40000 steps (8 resets) in 329 ms. (121 steps per ms) remains 1/1 properties
BEST_FIRST walk for 40004 steps (8 resets) in 135 ms. (294 steps per ms) remains 1/1 properties
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04 is true.
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03 does not hold.
SDD proceeding with computation,1 properties remain. new max is 8192
SDD size :176325 after 398177
SDD proceeding with computation,1 properties remain. new max is 16384
SDD size :398177 after 920304
Interrupted probabilistic random walk after 1332388 steps, run timeout after 3001 ms. (steps per millisecond=443 ) properties seen :0 out of 1
Probabilistic random walk after 1332388 steps, saw 321225 distinct states, run finished after 3005 ms. (steps per millisecond=443 ) properties seen :0
[2025-06-02 13:58:52] [INFO ] Flow matrix only has 144 transitions (discarded 36 similar events)
[2025-06-02 13:58:52] [INFO ] Invariant cache hit.
[2025-06-02 13:58:52] [INFO ] State equation strengthened by 40 read => feed constraints.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
petri\_inst\_inst,1.91478e+06,5.26993,156888,2,31717,24,417663,7,0,595,579356,0
Total reachable state count : 1914784

Verifying 5 reachability properties.
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-00,2140,5.27438,156888,2,1936,24,417663,8,0,639,579356,0
Invariant property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-03,135,5.27673,156888,2,507,24,417663,9,0,672,579356,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04 is true.

Starting Z3 with timeout 45.0 s and query timeout 4500.0 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/40 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 44/84 variables, 20/20 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/84 variables, 0/20 constraints. Problems are: Problem set: 0 solved, 1 unsolved
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-04,135,5.27804,156888,2,507,24,417663,10,0,705,579356,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09 does not hold.
FORMULA LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-09,0,5.32847,156888,1,0,24,417663,10,0,1167,579356,0
Reachability property LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
LamportFastMutEx-COL-4-ReachabilityCardinality-2025-13,1,5.32972,156888,2,103,24,417663,11,0,1181,579356,0
ITS tools runner thread asked to quit. Dying gracefully.
After SMT solving in domain Real declared 228/246 variables, and 104 constraints, problems are : Problem set: 1 solved, 0 unsolved in 88 ms.
Refiners :[Positive P Invariants (semi-flows): 20/26 constraints, State Equation: 84/102 constraints, ReadFeed: 0/40 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 100ms problems are : Problem set: 1 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
All properties solved without resorting to model-checking.
Total runtime 8177 ms.

BK_STOP 1748872732253

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202505121319.jar
+ VERSION=202505121319
+ echo 'Running Version 202505121319'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-4"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5832"
echo " Executing tool itstools"
echo " Input is LamportFastMutEx-COL-4, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r114-tall-174876423000614"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-4.tgz
mv LamportFastMutEx-COL-4 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;