Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2025-input.r086-smll-174860102200294.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2025-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5832
Executing tool itstools
Input is FireWire-PT-07, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r086-smll-174860102200294
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 5.7K May 29 14:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K May 29 14:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 29 14:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 29 14:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 29 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 29 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 29 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 29 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K May 29 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K May 29 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K May 29 14:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K May 29 14:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 29 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 29 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 29 14:32 equiv_col
-rw-r--r-- 1 mcc users 3 May 29 14:32 instance
-rw-r--r-- 1 mcc users 6 May 29 14:32 iscolored
-rw-r--r-- 1 mcc users 97K May 29 14:32 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

echo here is the order used to build the result vector(from xml file)
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-00
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-01
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-02
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-03
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-04
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-05
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-06
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-07
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-08
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-09
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-10
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-11
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-12
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-13
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-14
FORMULA_NAME FireWire-PT-07-ReachabilityCardinality-2025-15

=== Now, execution of the tool begins

BK_START 1748853544153

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FireWire-PT-07
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityCardinality PT
Running Version 202505121319
[2025-06-02 08:39:06] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2025-06-02 08:39:06] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2025-06-02 08:39:07] [INFO ] Load time of PNML (sax parser for PT used): 196 ms
[2025-06-02 08:39:07] [INFO ] Transformed 126 places.
[2025-06-02 08:39:07] [INFO ] Transformed 396 transitions.
[2025-06-02 08:39:07] [INFO ] Found NUPN structural information;
[2025-06-02 08:39:07] [INFO ] Parsed PT model containing 126 places and 396 transitions and 1471 arcs in 428 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 34 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 53 transitions
Reduce redundant transitions removed 53 transitions.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2025-06-02 08:39:08] [INFO ] Flatten gal took : 223 ms
[2025-06-02 08:39:08] [INFO ] Flatten gal took : 110 ms
[2025-06-02 08:39:08] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality10470448237176520526.gal : 57 ms
[2025-06-02 08:39:08] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality13718554028870041176.prop : 5 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality10470448237176520526.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality13718554028870041176.prop' '--nowitness' '--gen-order' 'FOLLOW'
RANDOM walk for 40000 steps (2205 resets) in 3759 ms. (10 steps per ms) remains 14/15 properties
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202505121319/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...330
Loading property file /tmp/ReachabilityCardinality13718554028870041176.prop.
SDD proceeding with computation,15 properties remain. new max is 4
SDD size :1 after 5
SDD proceeding with computation,15 properties remain. new max is 8
SDD size :5 after 10
BEST_FIRST walk for 40002 steps (660 resets) in 708 ms. (56 steps per ms) remains 14/14 properties
SDD proceeding with computation,15 properties remain. new max is 16
SDD size :10 after 15
SDD proceeding with computation,15 properties remain. new max is 32
SDD size :15 after 25
SDD proceeding with computation,15 properties remain. new max is 64
SDD size :25 after 53
SDD proceeding with computation,15 properties remain. new max is 128
SDD size :53 after 141
SDD proceeding with computation,15 properties remain. new max is 256
SDD size :141 after 415
SDD proceeding with computation,15 properties remain. new max is 512
SDD size :415 after 873
BEST_FIRST walk for 40002 steps (597 resets) in 909 ms. (43 steps per ms) remains 13/14 properties
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-03 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 40003 steps (567 resets) in 174 ms. (228 steps per ms) remains 13/13 properties
BEST_FIRST walk for 40004 steps (571 resets) in 172 ms. (231 steps per ms) remains 13/13 properties
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-03 does not hold.
SDD proceeding with computation,14 properties remain. new max is 512
SDD size :873 after 5779
BEST_FIRST walk for 40002 steps (580 resets) in 172 ms. (231 steps per ms) remains 13/13 properties
BEST_FIRST walk for 40003 steps (573 resets) in 299 ms. (133 steps per ms) remains 13/13 properties
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-14 is true.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,13 properties remain. new max is 512
SDD size :5779 after 8414
BEST_FIRST walk for 40003 steps (549 resets) in 286 ms. (139 steps per ms) remains 13/13 properties
BEST_FIRST walk for 40004 steps (546 resets) in 246 ms. (161 steps per ms) remains 13/13 properties
BEST_FIRST walk for 40002 steps (575 resets) in 273 ms. (145 steps per ms) remains 13/13 properties
SDD proceeding with computation,13 properties remain. new max is 1024
SDD size :8414 after 18259
BEST_FIRST walk for 40002 steps (616 resets) in 971 ms. (41 steps per ms) remains 13/13 properties
BEST_FIRST walk for 40003 steps (547 resets) in 428 ms. (93 steps per ms) remains 13/13 properties
BEST_FIRST walk for 40003 steps (575 resets) in 223 ms. (178 steps per ms) remains 13/13 properties
SDD proceeding with computation,13 properties remain. new max is 2048
SDD size :18259 after 58108
BEST_FIRST walk for 40003 steps (666 resets) in 226 ms. (176 steps per ms) remains 13/13 properties
[2025-06-02 08:39:10] [INFO ] Flow matrix only has 311 transitions (discarded 32 similar events)
// Phase 1: matrix 311 rows 126 cols
[2025-06-02 08:39:10] [INFO ] Computed 8 invariants in 52 ms
[2025-06-02 08:39:10] [INFO ] State equation strengthened by 45 read => feed constraints.
Excessive predecessor constraint size, skipping predecessor.
Excessive predecessor constraint size, skipping predecessor.
Starting Z3 with timeout 5.0 s and query timeout 500.0 ms
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-15 does not hold.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/88 variables, 88/88 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/88 variables, 0/88 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 2 (OVERLAPS) 37/125 variables, 8/96 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/125 variables, 37/133 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/125 variables, 0/133 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 5 (OVERLAPS) 310/435 variables, 125/258 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/435 variables, 44/302 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/435 variables, 0/302 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 8 (OVERLAPS) 1/436 variables, 1/303 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/436 variables, 1/304 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/436 variables, 0/304 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 11 (OVERLAPS) 1/437 variables, 1/305 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/437 variables, 0/305 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 13 (OVERLAPS) 0/437 variables, 0/305 constraints. Problems are: Problem set: 1 solved, 11 unsolved
No progress, stopping.
After SMT solving in domain Real declared 437/437 variables, and 305 constraints, problems are : Problem set: 1 solved, 11 unsolved in 2414 ms.
Refiners :[Domain max(s): 126/126 constraints, Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 126/126 constraints, ReadFeed: 45/45 constraints, PredecessorRefiner: 12/8 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 1 solved, 11 unsolved
Starting Z3 with timeout 5.0 s and query timeout 500.0 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/88 variables, 88/88 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/88 variables, 0/88 constraints. Problems are: Problem set: 1 solved, 11 unsolved
Problem FireWire-PT-07-ReachabilityCardinality-2025-00 is UNSAT
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-00 TRUE TECHNIQUES SMT_REFINEMENT
Problem FireWire-PT-07-ReachabilityCardinality-2025-01 is UNSAT
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-01 TRUE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 37/125 variables, 8/96 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/125 variables, 37/133 constraints. Problems are: Problem set: 3 solved, 9 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:13] [INFO ] Deduced a trap composed of 36 places in 123 ms of which 12 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:13] [INFO ] Deduced a trap composed of 44 places in 342 ms of which 4 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:14] [INFO ] Deduced a trap composed of 18 places in 460 ms of which 16 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:14] [INFO ] Deduced a trap composed of 22 places in 203 ms of which 14 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:14] [INFO ] Deduced a trap composed of 40 places in 180 ms of which 15 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:15] [INFO ] Deduced a trap composed of 42 places in 141 ms of which 13 ms to minimize.
At refinement iteration 4 (INCLUDED_ONLY) 0/125 variables, 6/139 constraints. Problems are: Problem set: 3 solved, 9 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:15] [INFO ] Deduced a trap composed of 51 places in 138 ms of which 19 ms to minimize.
At refinement iteration 5 (INCLUDED_ONLY) 0/125 variables, 1/140 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/125 variables, 0/140 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 7 (OVERLAPS) 310/435 variables, 125/265 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/435 variables, 44/309 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 9 (INCLUDED_ONLY) 0/435 variables, 6/315 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/435 variables, 0/315 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 11 (OVERLAPS) 1/436 variables, 1/316 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 12 (INCLUDED_ONLY) 0/436 variables, 1/317 constraints. Problems are: Problem set: 3 solved, 9 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 436/437 variables, and 317 constraints, problems are : Problem set: 3 solved, 9 unsolved in 5019 ms.
Refiners :[Domain max(s): 126/126 constraints, Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 126/126 constraints, ReadFeed: 44/45 constraints, PredecessorRefiner: 10/8 constraints, Known Traps: 7/7 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 7825ms problems are : Problem set: 3 solved, 9 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 75 out of 126 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 126/126 places, 343/343 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 126 transition count 340
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 4 place count 125 transition count 338
Iterating global reduction 1 with 1 rules applied. Total rules applied 5 place count 125 transition count 338
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 6 place count 125 transition count 337
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 8 place count 124 transition count 339
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 124 transition count 337
Drop transitions (Redundant composition of simpler transitions.) removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 3 with 7 rules applied. Total rules applied 17 place count 124 transition count 330
Applied a total of 17 rules in 207 ms. Remains 124 /126 variables (removed 2) and now considering 330/343 (removed 13) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 232 ms. Remains : 124/126 places, 330/343 transitions.
RANDOM walk for 40000 steps (2167 resets) in 517 ms. (77 steps per ms) remains 9/9 properties
BEST_FIRST walk for 40004 steps (530 resets) in 124 ms. (320 steps per ms) remains 8/9 properties
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-10 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
BEST_FIRST walk for 40004 steps (554 resets) in 154 ms. (258 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (575 resets) in 167 ms. (238 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (579 resets) in 331 ms. (120 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (628 resets) in 212 ms. (187 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (573 resets) in 188 ms. (211 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (610 resets) in 313 ms. (127 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (589 resets) in 378 ms. (105 steps per ms) remains 8/8 properties
[2025-06-02 08:39:19] [INFO ] Flow matrix only has 306 transitions (discarded 24 similar events)
// Phase 1: matrix 306 rows 124 cols
[2025-06-02 08:39:19] [INFO ] Computed 8 invariants in 6 ms
[2025-06-02 08:39:19] [INFO ] State equation strengthened by 46 read => feed constraints.
Starting Z3 with timeout 45.0 s and query timeout 4500.0 ms
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/75 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 1 (OVERLAPS) 48/123 variables, 8/8 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/123 variables, 0/8 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 3 (OVERLAPS) 306/429 variables, 123/131 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/429 variables, 46/177 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/429 variables, 0/177 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 6 (OVERLAPS) 1/430 variables, 1/178 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/430 variables, 0/178 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 8 (OVERLAPS) 0/430 variables, 0/178 constraints. Problems are: Problem set: 0 solved, 8 unsolved
No progress, stopping.
After SMT solving in domain Real declared 430/430 variables, and 178 constraints, problems are : Problem set: 0 solved, 8 unsolved in 836 ms.
Refiners :[Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 124/124 constraints, ReadFeed: 46/46 constraints, PredecessorRefiner: 8/5 constraints, Known Traps: 0/0 constraints, Known Traps Along Path: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 8 unsolved
Starting Z3 with timeout 45.0 s and query timeout 4500.0 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/75 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 1 (OVERLAPS) 48/123 variables, 8/8 constraints. Problems are: Problem set: 0 solved, 8 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:20] [INFO ] Deduced a trap composed of 35 places in 77 ms of which 6 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-13 is true.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
[2025-06-02 08:39:20] [INFO ] Deduced a trap composed of 43 places in 65 ms of which 3 ms to minimize.
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:20] [INFO ] Deduced a trap composed of 18 places in 56 ms of which 2 ms to minimize.
At refinement iteration 2 (INCLUDED_ONLY) 0/123 variables, 3/11 constraints. Problems are: Problem set: 1 solved, 7 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/123 variables, 0/11 constraints. Problems are: Problem set: 1 solved, 7 unsolved
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-12 is true.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-11 is true.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-10 does not hold.
At refinement iteration 4 (OVERLAPS) 306/429 variables, 123/134 constraints. Problems are: Problem set: 3 solved, 5 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/429 variables, 46/180 constraints. Problems are: Problem set: 3 solved, 5 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/429 variables, 4/184 constraints. Problems are: Problem set: 3 solved, 5 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/429 variables, 0/184 constraints. Problems are: Problem set: 3 solved, 5 unsolved
At refinement iteration 8 (OVERLAPS) 1/430 variables, 1/185 constraints. Problems are: Problem set: 3 solved, 5 unsolved
Starting Z3 with timeout 120.0 s and query timeout 12000.0 ms
[2025-06-02 08:39:21] [INFO ] Deduced a trap composed of 15 places in 121 ms of which 13 ms to minimize.
At refinement iteration 9 (INCLUDED_ONLY) 0/430 variables, 1/186 constraints. Problems are: Problem set: 3 solved, 5 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/430 variables, 0/186 constraints. Problems are: Problem set: 3 solved, 5 unsolved
At refinement iteration 11 (OVERLAPS) 0/430 variables, 0/186 constraints. Problems are: Problem set: 3 solved, 5 unsolved
No progress, stopping.
After SMT solving in domain Int declared 430/430 variables, and 186 constraints, problems are : Problem set: 3 solved, 5 unsolved in 1769 ms.
Refiners :[Positive P Invariants (semi-flows): 8/8 constraints, State Equation: 124/124 constraints, ReadFeed: 46/46 constraints, PredecessorRefiner: 7/5 constraints, Known Traps: 4/4 constraints, Known Traps Along Path: 0/0 constraints]
After SMT, in 2665ms problems are : Problem set: 3 solved, 5 unsolved
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-09 TRUE TECHNIQUES PARIKH_WALK
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-04 TRUE TECHNIQUES PARIKH_WALK
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-05 FALSE TECHNIQUES PARIKH_WALK
Parikh walk visited 3 properties in 1023 ms.
Support contains 26 out of 124 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 124/124 places, 330/330 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 320
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 320
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 319
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 10 place count 119 transition count 317
Iterating global reduction 1 with 1 rules applied. Total rules applied 11 place count 119 transition count 317
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -4
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 15 place count 117 transition count 321
Drop transitions (Empty/Sink Transition effects.) removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 19 place count 117 transition count 317
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 21 place count 117 transition count 315
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 22 place count 117 transition count 317
Reduce places removed 1 places and 0 transitions.
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 25 place count 116 transition count 315
Drop transitions (Redundant composition of simpler transitions.) removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 27 place count 116 transition count 313
Applied a total of 27 rules in 104 ms. Remains 116 /124 variables (removed 8) and now considering 313/330 (removed 17) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 104 ms. Remains : 116/124 places, 313/330 transitions.
RANDOM walk for 40000 steps (2154 resets) in 417 ms. (95 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40003 steps (563 resets) in 110 ms. (360 steps per ms) remains 2/2 properties
BEST_FIRST walk for 40003 steps (503 resets) in 142 ms. (279 steps per ms) remains 2/2 properties
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-09 is true.
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-08 does not hold.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-07 does not hold.
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-05 does not hold.
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-04 is true.
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-02 is true.
FORMULA FireWire-PT-07-ReachabilityCardinality-2025-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
SDD proceeding with computation,2 properties remain. new max is 2048
SDD size :58108 after 5.50648e+06
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
petri\_inst\_inst,8.03512e+06,15.3488,40364,2,2565,31,129380,8,0,885,123568,0
Total reachable state count : 8035115

Verifying 15 reachability properties.
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-00 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-00,0,15.351,40364,1,0,31,129380,8,0,888,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-01 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-01,0,15.3571,40364,1,0,31,129380,8,0,899,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-02 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-02,4602,15.3583,40364,2,508,31,129380,9,0,900,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-03 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-03,608,15.36,40364,2,219,31,129380,10,0,911,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-04 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-04,10763,15.361,40364,2,913,31,129380,11,0,913,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-05 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-05,3158,15.3619,40364,2,482,31,129380,12,0,918,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-07 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-07,12338,15.3628,40364,2,806,31,129380,13,0,923,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-08 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-08,32892,15.3751,40364,2,963,31,129380,14,0,986,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-09 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-09,1208,15.3794,40364,2,435,31,129380,15,0,1003,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-10 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-10,11577,15.3802,40364,2,751,31,129380,16,0,1005,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-11 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-11,4316,15.3821,40364,2,508,31,129380,17,0,1008,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-12 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-12,59489,15.3912,40364,2,1050,31,129380,18,0,1073,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-13 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-13,36752,15.4258,40364,2,1231,31,129380,19,0,1175,123568,0
Reachability property FireWire-PT-07-ReachabilityCardinality-2025-14 is true.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-14,1,15.4303,40364,2,127,31,129380,20,0,1211,123568,0
Invariant property FireWire-PT-07-ReachabilityCardinality-2025-15 does not hold.

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
FireWire-PT-07-ReachabilityCardinality-2025-15,10655,15.4314,40364,2,837,31,129380,21,0,1214,123568,0
ITS tools runner thread asked to quit. Dying gracefully.
Interrupted probabilistic random walk after 836236 steps, run timeout after 3001 ms. (steps per millisecond=278 ) properties seen :0 out of 2
Probabilistic random walk after 836236 steps, saw 184636 distinct states, run finished after 3009 ms. (steps per millisecond=277 ) properties seen :0
All properties solved without resorting to model-checking.
Total runtime 19381 ms.

BK_STOP 1748853566246

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202505121319.jar
+ VERSION=202505121319
+ echo 'Running Version 202505121319'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-07"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5832"
echo " Executing tool itstools"
echo " Input is FireWire-PT-07, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r086-smll-174860102200294"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-07.tgz
mv FireWire-PT-07 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;