Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2025-input.r014-tall-174853743300077.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2025-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5832
Executing tool gold2024
Input is AirplaneLD-PT-1000, examination is QuasiLiveness
Time confinement is 1800 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r014-tall-174853743300077
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 527K May 29 14:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.8M May 29 14:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 357K May 29 14:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.0M May 29 14:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 29 14:32 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 411K May 29 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.1M May 29 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 205K May 29 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 809K May 29 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 387K May 29 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.2M May 29 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 752K May 29 14:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 4.2M May 29 14:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 54K May 29 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 97K May 29 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 29 14:32 equiv_col
-rw-r--r-- 1 mcc users 5 May 29 14:32 instance
-rw-r--r-- 1 mcc users 6 May 29 14:32 iscolored
-rw-r--r-- 1 mcc users 4.3M May 29 14:32 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

FORMULA_NAME QuasiLiveness

=== Now, execution of the tool begins

BK_START 1748542137245

Invoking MCC driver with
BK_TOOL=gold2024
BK_EXAMINATION=QuasiLiveness
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=1800
BK_INPUT=AirplaneLD-PT-1000
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2025-05-29 18:08:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, QuasiLiveness, -timeout, 180, -rebuildPNML]
[2025-05-29 18:08:58] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2025-05-29 18:08:59] [INFO ] Load time of PNML (sax parser for PT used): 458 ms
[2025-05-29 18:08:59] [INFO ] Transformed 7019 places.
[2025-05-29 18:08:59] [INFO ] Transformed 8008 transitions.
[2025-05-29 18:08:59] [INFO ] Found NUPN structural information;
[2025-05-29 18:08:59] [INFO ] Parsed PT model containing 7019 places and 8008 transitions and 30528 arcs in 616 ms.
Starting structural reductions in LIVENESS mode, iteration 0 : 7019/7019 places, 8008/8008 transitions.
Reduce places removed 3005 places and 0 transitions.
Iterating post reduction 0 with 3005 rules applied. Total rules applied 3005 place count 4014 transition count 8008
Applied a total of 3005 rules in 150 ms. Remains 4014 /7019 variables (removed 3005) and now considering 8008/8008 (removed 0) transitions.
// Phase 1: matrix 8008 rows 4014 cols
[2025-05-29 18:09:00] [INFO ] Computed 1 invariants in 1482 ms
[2025-05-29 18:09:04] [INFO ] Implicit Places using invariants in 4897 ms returned [4013]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 4936 ms to find 1 implicit places.
Starting structural reductions in LIVENESS mode, iteration 1 : 4013/7019 places, 8008/8008 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 4013 transition count 8006
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 4011 transition count 8006
Applied a total of 4 rules in 83 ms. Remains 4011 /4013 variables (removed 2) and now considering 8006/8008 (removed 2) transitions.
// Phase 1: matrix 8006 rows 4011 cols
[2025-05-29 18:09:05] [INFO ] Computed 0 invariants in 1303 ms
[2025-05-29 18:09:08] [INFO ] Implicit Places using invariants in 3893 ms returned []
[2025-05-29 18:09:08] [INFO ] Invariant cache hit.
[2025-05-29 18:09:21] [INFO ] Implicit Places using invariants and state equation in 13639 ms returned []
Implicit Place search using SMT with State Equation took 17540 ms to find 0 implicit places.
Starting structural reductions in LIVENESS mode, iteration 2 : 4011/7019 places, 8006/8008 transitions.
Finished structural reductions in LIVENESS mode , in 2 iterations and 22729 ms. Remains : 4011/7019 places, 8006/8008 transitions.
Discarding 3999 transitions out of 8006. Remains 4007
Initial state reduction rules removed 5 formulas.
RANDOM walk for 40000 steps (5763 resets) in 16520 ms. (2 steps per ms) remains 2166/4002 properties
BEST_FIRST walk for 124 steps (0 resets) in 23 ms. (5 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 16 ms. (7 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 21 ms. (5 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 22 ms. (5 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 11 ms. (10 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 14 ms. (8 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 14 ms. (8 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 13 ms. (8 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 12 ms. (9 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 10 ms. (11 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 10 ms. (11 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 10 ms. (11 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 9 ms. (12 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 12 ms. (9 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 10 ms. (11 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 11 ms. (10 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 11 ms. (10 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 9 ms. (12 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 10 ms. (11 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 9 ms. (12 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 10 ms. (11 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 8 ms. (13 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 5 ms. (20 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 5 ms. (20 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 6 ms. (17 steps per ms) remains 2166/2166 properties
BEST_FIRST walk for 124 steps (0 resets) in 7 ms. (15 steps per ms) remains 2166/2166 properties
[2025-05-29 18:09:26] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/2169 variables, 2169/2169 constraints. Problems are: Problem set: 0 solved, 2166 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 2169/12017 variables, and 2169 constraints, problems are : Problem set: 0 solved, 2166 unsolved in 5132 ms.
Refiners :[Domain max(s): 2169/4011 constraints, State Equation: 0/4011 constraints, PredecessorRefiner: 2166/0 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 2166 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/2169 variables, 2169/2169 constraints. Problems are: Problem set: 0 solved, 2166 unsolved
Error getting values : (error "ParserException while parsing response: ((s1 1)
(s3 1)
(s4 1)
(s6 1)
(s8 1)
(s10 1)
(s11 1)
(s12 1)
(s14 1)
(s15 1)
(s16 1)
(s18 1)
(s19 1)
(s20 1)
(s21 1)
(s23 1)
(s24 1)
(s25 1)
(s26 1)
(s28 1)
(s30 1)
(s31 1)
(s33 1)
(s38 1)
(s39 1)
(s41 1)
(s42 1)
(s47 1)
(s48 1)
(s49 1)
(s51 1)
(s52 1)
(s53 1)
(s55 1)
(s56 1)
(s58 1)
(s59 1)
(s60 1)
(s61 1)
(s66 1)
(s67 1)
(s70 1)
(s71 1)
(s73 1)
(s74 1)
(s75 1)
(s76 1)
(s77 1)
(s78 1)
(s80 1)
(s82 1)
(s83 1)
(s91 1)
(s92 1)
(s97 1)
(s98 1)
(s100 1)
(s104 1)
(s105 1)
(s106 1)
(s108 1)
(s109 1)
(s110 1)
(s115 1)
(s117 1)
(s118 1)
(s119 1)
(s120 1)
(s130 1)
(s132 1)
(s133 1)
(s138 1)
(s139 1)
(s141 1)
(s150 1)
(s151 1)
(s153 1)
(s157 1)
(s158 1)
(s159 1)
(s160 1)
(s161 1)
(s163 1)
(s166 1)
(s167 1)
(s177 1)
(s180 1)
(s181 1)
(s183 1)
(s186 1)
(s189 1)
(s190 1)
(s192 1)
(s193 1)
(s196 1)
(s197 1)
(s199 1)
(s200 1)
(s202 1)
(s204 1)
(s206 1)
(s207 1)
(s209 1)
(s212 1)
(s213 1)
(s214 1)
(s215 1)
(s218 1)
(s220 1)
(s222 1)
(s225 1)
(s229 1)
(s233 1)
(s240 1)
(s242 1)
(s243 1)
(s245 1)
(s249 1)
(s250 1)
(s251 1)
(s252 1)
(s253 1)
(s256 1)
(s257 1)
(s262 1)
(s263 1)
(s265 1)
(s268 1)
(s272 1)
(s273 1)
(s274 1)
(s277 1)
(s278 1)
(s279 1)
(s282 1)
(s283 1)
(s284 1)
(s286 1)
(s287 1)
(s290 1)
(s292 1)
(s294 1)
(s296 1)
(s300 1)
(s301 1)
(s304 1)
(s305 1)
(s306 1)
(s307 1)
(s308 1)
(s309 1)
(s310 1)
(s311 1)
(s312 1)
(s315 1)
(s319 1)
(s322 1)
(s329 1)
(s330 1)
(s332 1)
(s333 1)
(s337 1)
(s339 1)
(s340 1)
(s341 1)
(s343 1)
(s344 1)
(s346 1)
(s347 1)
(s349 1)
(s350 1)
(s353 1)
(s354 1)
(s355 1)
(s356 1)
(s360 1)
(s371 1)
(s372 1)
(s373 1)
(s375 1)
(s379 1)
(s382 1)
(s386 1)
(s390 1)
(s392 1)
(s393 1)
(s394 1)
(s395 1)
(s396 1)
(s397 1)
(s398 1)
(s399 1)
(s400 1)
(s412 1)
(s414 1)
(s415 1)
(s418 1)
(s420 1)
(s421 1)
(s425 1)
(s427 1)
(s428 1)
(s431 1)
(s432 1)
(s437 1)
(s438 1)
(s439 1)
(s443 1)
(s444 1)
(s449 1)
(s451 1)
(s452 1)
(s454 1)
(s456 1)
(s460 1)
(s461 1)
(s462 1)
(s463 1)
(s468 1)
(s471 1)
(s473 1)
(s474 1)
(s475 1)
(s476 1)
(s477 1)
(s478 1)
(s481 1)
(s482 1)
(s484 1)
(s489 1)
(s491 1)
(s492 1)
(s494 1)
(s509 1)
(s511 1)
(s515 1)
(s516 1)
(s520 1)
(s524 1)
(s525 1)
(s528 1)
(s529 1)
(s530 1)
(s532 1)
(s535 1)
(s536 1)
(s538 1)
(s539 1)
(s542 1)
(s544 1)
(s545 1)
(s546 1)
(s551 1)
(s553 1)
(s557 1)
(s559 1)
(s560 1)
(s561 1)
(s562 1)
(s566 1)
(s567 1)
(s568 1)
(s570 1)
(s572 1)
(s573 1)
(s574 1)
(s576 1)
(s577 1)
(s581 1)
(s582 1)
(s583 1)
(s584 1)
(s586 1)
(s587 1)
(s588 1)
(s589 1)
(s591 1)
(s593 1)
(s594 1)
(s595 1)
(s596 1)
(s602 1)
(s605 1)
(s606 1)
(s607 1)
(s608 1)
(s610 1)
(s611 1)
(s613 1)
(s614 1)
(s615 1)
(s616 1)
(s619 1)
(s621 1)
(s622 1)
(s628 1)
(s632 1)
(s633 1)
(s635 1)
(s637 1)
(s638 1)
(s639 1)
(s641 1)
(s644 1)
(s646 1)
(s647 1)
(s649 1)
(s652 1)
(s653 1)
(s654 1)
(s656 1)
(s658 1)
(s662 1)
(s663 1)
(s665 1)
(s667 1)
(s668 1)
(s670 1)
(s673 1)
(s674 1)
(s675 1)
(s678 1)
(s679 1)
(s680 1)
(s681 1)
(s682 1)
(s683 1)
(s686 1)
(s687 1)
(s688 1)
(s690 1)
(s691 1)
(s692 1)
(s695 1)
(s696 1)
(s697 1)
(s699 1)
(s700 1)
(s701 1)
(s704 1)
(s705 1)
(s709 1)
(s710 1)
(s713 1)
(s716 1)
(s719 1)
(s720 1)
(s722 1)
(s723 1)
(s724 1)
(s725 1)
(s727 1)
(s728 1)
(s730 1)
(s731 1)
(s734 1)
(s736 1)
(s740 1)
(s741 1)
(s742 1)
(s743 1)
(s745 1)
(s747 1)
(s748 1)
(s751 1)
(s754 1)
(s758 1)
(s760 1)
(s762 1)
(s763 1)
(s768 1)
(s769 1)
(s770 1)
(s772 1)
(s774 1)
(s775 1)
(s782 1)
(s783 1)
(s784 1)
(s785 1)
(s786 1)
(s788 1)
(s789 1)
(s794 1)
(s795 1)
(s796 1)
(s799 1)
(s800 1)
(s801 1)
(s802 1)
(s803 1)
(s805 1)
(s806 1)
(s808 1)
(s809 1)
(s810 1)
(s814 1)
(s815 1)
(s817 1)
(s819 1)
(s825 1)
(s827 1)
(s830 1)
(s832 1)
(s833 1)
(s834 1)
(s836 1)
(s837 1)
(s838 1)
(s839 1)
(s840 1)
(s841 1)
(s842 1)
(s843 1)
(s845 1)
(s847 1)
(s849 1)
(s851 1)
(s853 1)
(s855 1)
(s856 1)
(s859 1)
(s860 1)
(s861 1)
(s862 1)
(s870 1)
(s871 1)
(s876 1)
(s878 1)
(s879 1)
(s880 1)
(s883 1)
(s884 1)
(s885 1)
(s887 1)
(s893 1)
(s895 1)
(s900 1)
(s902 1)
(s904 1)
(s908 1)
(s911 1)
(s915 1)
(s920 1)
(s923 1)
(s925 1)
(s926 1)
(s927 1)
(s928 1)
(s931 1)
(s932 1)
(s933 1)
(s934 1)
(s937 1)
(s939 1)
(s940 1)
(s943 1)
(s944 1)
(s946 1)
(s947 1)
(s948 1)
(s949 1)
(s950 1)
(s951 1)
(s952 1)
(s953 1)
(s955 1)
(s956 1)
(s958 1)
(s959 1)
(s960 1)
(s961 1)
(s962 1)
(s965 1)
(s966 1)
(s967 1)
(s969 1)
(s972 1)
(s973 1)
(s974 1)
(s975 1)
(s977 1)
(s978 1)
(s979 1)
(s982 1)
(s983 1)
(s984 1)
(s986 1)
(s987 1)
(s990 1)
(s991 1)
(s992 1)
(s994 1)
(s995 1)
(s996 1)
(s1006 1)
(s1007 1)
(s1008 1)
(s1010 1)
(s1011 1)
(s1012 1)
(s1013 1)
(s1014 1)
(s1016 1)
(s1017 1)
(s1019 1)
(s1020 1)
(s1021 1)
(s1022 1)
(s1023 1)
(s1025 1)
(s1026 1)
(s1027 1)
(s1028 1)
(s1029 1)
(s1030 1)
(s1033 1)
(s1034 1)
(s1035 1)
(s1037 1)
(s1039 1)
(s1040 1)
(s1042 1)
(s1046 1)
(s1047 1)
(s1050 1)
(s1051 1)
(s1053 1)
(s1054 1)
(s1057 1)
(s1059 1)
(s1060 1)
(s1061 1)
(s1062 1)
(s1063 1)
(s1066 1)
(s1067 1)
(s1069 1)
(s1070 1)
(s1071 1)
(s1072 1)
(s1073 1)
(s1074 1)
(s1075 1)
(s1077 1)
(s1078 1)
(s1079 1)
(s1082 1)
(s1083 1)
(s1084 1)
(s1087 1)
(s1088 1)
(s1091 1)
(s1094 1)
(s1098 1)
(s1099 1)
(s1102 1)
(s1103 1)
(s1105 1)
(s1107 1)
(s1109 1)
(s1110 1)
(s1112 1)
(s1113 1)
(s1114 1)
(s1116 1)
(s1118 1)
(s1119 1)
(s1120 1)
(s1122 1)
(s1123 1)
(s1124 1)
(s1126 1)
(s1127 1)
(s1130 1)
(s1134 1)
(s1137 1)
(s1139 1)
(s1141 1)
(s1142 1)
(s1147 1)
(s1148 1)
(s1151 1)
(s1152 1)
(s1153 1)
(s1154 1)
(s1156 1)
(s1158 1)
(s1159 1)
(s1160 1)
(s1161 1)
(s1164 1)
(s1165 1)
(s1166 1)
(s1167 1)
(s1171 1)
(s1174 1)
(s1176 1)
(s1177 1)
(s1178 1)
(s1180 1)
(s1181 1)
(s1182 1)
(s1183 1)
(s1184 1)
(s1185 1)
(s1189 1)
(s1190 1)
(s1191 1)
(s1192 1)
(s1194 1)
(s1196 1)
(s1198 1)
(s1201 1)
(s1202 1)
(s1203 1)
(s1204 1)
(s1205 1)
(s1206 1)
(s1208 1)
(s1209 1)
(s1210 1)
(s1211 1)
(s1212 1)
(s1213 1)
(s1214 1)
(s1215 1)
(s1216 1)
(s1217 1)
(s1219 1)
(s1220 1)
(s1221 1)
(s1222 1)
(s1223 1)
(s1224 1)
(s1225 1)
(s1226 1)
(s1227 1)
(s1229 1)
(s1231 1)
(s1233 1)
(s1234 1)
(s1236 1)
(s1237 1)
(s1238 1)
(s1239 1)
(s1241 1)
(s1242 1)
(s1243 1)
(s1244 1)
(s1245 1)
(s1247 1)
(s1249 1)
(s1251 1)
(s1252 1)
(s1254 1)
(s1258 1)
(s1259 1)
(s1260 1)
(s1262 1)
(s1263 1)
(s1265 1)
(s1266 1)
(s1267 1)
(s1268 1)
(s1271 1)
(s1272 1)
(s1273 1)
(s1274 1)
(s1279 1)
(s1281 1)
(s1282 1)
(s1283 1)
(s1284 1)
(s1285 1)
(s1286 1)
(s1288 1)
(s1290 1)
(s1292 1)
(s1294 1)
(s1295 1)
(s1296 1)
(s1297 1)
(s1299 1)
(s1300 1)
(s1302 1)
(s1304 1)
(s1306 1)
(s1307 1)
(s1309 1)
(s1311 1)
(s1312 1)
(s1314 1)
(s1315 1)
(s1316 1)
(s1317 1)
(s1319 1)
(s1321 1)
(s1322 1)
(s1323 1)
(s1324 1)
(s1325 1)
(s1326 1)
(s1327 1)
(s1328 1)
(s1331 1)
(s1332 1)
(s1333 1)
(s1334 1)
(s1337 1)
(s1339 1)
(s1341 1)
(s1342 1)
(s1345 1)
(s1346 1)
(s1348 1)
(s1349 1)
(s1350 1)
(s1351 1)
(s1352 1)
(s1354 1)
(s1355 1)
(s1356 1)
(s1358 1)
(s1359 1)
(s1360 1)
(s1361 1)
(s1364 1)
(s1366 1)
(s1367 1)
(s1369 1)
(s1370 1)
(s1371 1)
(s1372 1)
(s1373 1)
(s1374 1)
(s1375 1)
(s1376 1)
(s1377 1)
(s1378 1)
(s1379 1)
(s1380 1)
(s1382 1)
(s1383 1)
(s1384 1)
(s1387 1)
(s1388 1)
(s1389 1)
(s1390 1)
(s1392 1)
(s1393 1)
(s1394 1)
(s1395 1)
(s1398 1)
(s1400 1)
(s1402 1)
(s1403 1)
(s1404 1)
(s1405 1)
(s1406 1)
(s1407 1)
(s1408 1)
(s1409 1)
(s1410 1)
(s1411 1)
(s1412 1)
(s1413 1)
(s1415 1)
(s1417 1)
(s1421 1)
(s1422 1)
(s1423 1)
(s1424 1)
(s1428 1)
(s1430 1)
(s1431 1)
(s1432 1)
(s1433 1)
(s1438 1)
(s1440 1)
(s1441 1)
(s1443 1)
(s1444 1)
(s1445 1)
(s1446 1)
(s1447 1)
(s1448 1)
(s1452 1)
(s1453 1)
(s1455 1)
(s1456 1)
(s1457 1)
(s1458 1)
(s1459 1)
(s1460 1)
(s1461 1)
(s1463 1)
(s1464 1)
(s1466 1)
(s1469 1)
(s1470 1)
(s1472 1)
(s1473 1)
(s1474 1)
(s1475 1)
(s1476 1)
(s1477 1)
(s1478 1)
(s1479 1)
(s1480 1)
(s1481 1)
(s1486 1)
(s1487 1)
(s1488 1)
(s1489 1)
(s1490 1)
(s1491 1)
(s1492 1)
(s1493 1)
(s1495 1)
(s1496 1)
(s1498 1)
(s1499 1)
(s1500 1)
(s1501 1)
(s1502 1)
(s1503 1)
(s1504 1)
(s1505 1)
(s1506 1)
(s1508 1)
(s1509 1)
(s1511 1)
(s1512 1)
(s1514 1)
(s1515 1)
(s1516 1)
(s1517 1)
(s1522 1)
(s1524 1)
(s1525 1)
(s1526 1)
(s1527 1)
(s1528 1)
(s1530 1)
(s1532 1)
(s1533 1)
(s1534 1)
(s1536 1)
(s1538 1)
(s1539 1)
(s1542 1)
(s1545 1)
(s1546 1)
(s1547 1)
(s1548 1)
(s1549 1)
(s1550 1)
(s1551 1)
(s1552 1)
(s1554 1)
(s1555 1)
(s1557 1)
(s1559 1)
(s1561 1)
(s1562 1)
(s1563 1)
(s1564 1)
(s1565 1)
(s1567 1)
(s1568 1)
(s1570 1)
(s1571 1)
(s1572 1)
(s1574 1)
(s1575 1)
(s1577 1)
(s1579 1)
(s1580 1)
(s1581 1)
(s1582 1)
(s1583 1)
(s1584 1)
(s1585 1)
(s1586 1)
(s1589 1)
(s1590 1)
(s1591 1)
(s1592 1)
(s1593 1)
(s1595 1)
(s1596 1)
(s1598 1)
(s1599 1)
(s1600 1)
(s1601 1)
(s1602 1)
(s1604 1)
(s1605 1)
(s1606 1)
(s1607 1)
(s1608 1)
(s1609 1)
(s1610 1)
(s1612 1)
(s1614 1)
(s1615 1)
(s1617 1)
(s1618 1)
(s1623 1)
(s1625 1)
(s1627 1)
(s1629 1)
(s1630 1)
(s1631 1)
(s1633 1)
(s1634 1)
(s1637 1)
(s1638 1)
(s1639 1)
(s1640 1)
(s1641 1)
(s1643 1)
(s1644 1)
(s1645 1)
(s1647 1)
(s1648 1)
(s1649 1)
(s1650 1)
(s1652 1)
(s1653 1)
(s1654 1)
(s1655 1)
(s1656 1)
(s1657 1)
(s1658 1)
(s1659 1)
(s1660 1)
(s1662 1)
(s1663 1)
(s1665 1)
(s1666 1)
(s1667 1)
(s1668 1)
(s1669 1)
(s1670 1)
(s1671 1)
(s1672 1)
(s1674 1)
(s1676 1)
(s1677 1)
(s1678 1)
(s1679 1)
(s1680 1)
(s1681 1)
(s1682 1)
(s1684 1)
(s1685 1)
(s1688 1)
(s1689 1)
(s1693 1)
(s1694 1)
(s1696 1)
(s1697 1)
(s1698 1)
(s1699 1)
(s1700 1)
(s1702 1)
(s1703 1)
(s1704 1)
(s1705 1)
(s1707 1)
(s1708 1)
(s1709 1)
(s1711 1)
(s1712 1)
(s1713 1)
(s1714 1)
(s1716 1)
(s1719 1)
(s1720 1)
(s1721 1)
(s1722 1)
(s1724 1)
(s1725 1)
(s1726 1)
(s1729 1)
(s1731 1)
(s1732 1)
(s1733 1)
(s1734 1)
(s1735 1)
(s1736 1)
(s1742 1)
(s1743 1)
(s1748 1)
(s1749 1)
(s1750 1)
(s1754 1)
(s1755 1)
(s1756 1)
(s1759 1)
(s1760 1)
(s1761 1)
(s1762 1)
(s1764 1)
(s1766 1)
(s1767 1)
(s1768 1)
(s1769 1)
(s1771 1)
(s1772 1)
(s1773 1)
(s1774 1)
(s1776 1)
(s1777 1)
(s1778 1)
(s1780 1)
(s1781 1)
(s1782 1)
(s1784 1)
(s1786 1)
(s1787 1)
(s1788 1)
(s1790 1)
(s1793 1)
(s1794 1)
(s1795 1)
(s1797 1)
(s1798 1)
(s1799 1)
(s1800 1)
(s1801 1)
(s1803 1)
(s1804 1)
(s1806 1)
(s1808 1)
(s1809 1)
(s1812 1)
(s1813 1)
(s1814 1)
(s1815 1)
(s1816 1)
(s1817 1)
(s1819 1)
(s1820 1)
(s1821 1)
(s1822 1)
(s1823 1)
(s1824 1)
(s1825 1)
(s1827 1)
(s1830 1)
(s1831 1)
(s1832 1)
(s1833 1)
(s1834 1)
(s1835 1)
(s1836 1)
(s1837 1)
(s1838 timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 2169/12017 variables, and 2169 constraints, problems are : Problem set: 0 solved, 2166 unsolved in 5044 ms.
Refiners :[Domain max(s): 2169/4011 constraints, State Equation: 0/4011 constraints, PredecessorRefiner: 2166/0 constraints, Known Traps: 0/0 constraints]
After SMT, in 35718ms problems are : Problem set: 0 solved, 2166 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 2169 out of 4011 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4011/4011 places, 8006/8006 transitions.
Graph (complete) has 5509 edges and 4011 vertex of which 4010 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.13 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions (Empty/Sink Transition effects.) removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 4 place count 4010 transition count 8003
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 2 Pre rules applied. Total rules applied 4 place count 4010 transition count 8001
Deduced a syphon composed of 2 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 1 with 5 rules applied. Total rules applied 9 place count 4007 transition count 8001
Discarding 1829 places :
Symmetric choice reduction at 1 with 1829 rule applications. Total rules 1838 place count 2178 transition count 6172
Iterating global reduction 1 with 1829 rules applied. Total rules applied 3667 place count 2178 transition count 6172
Ensure Unique test removed 1829 transitions
Reduce isomorphic transitions removed 1829 transitions.
Iterating post reduction 1 with 1829 rules applied. Total rules applied 5496 place count 2178 transition count 4343
Free-agglomeration rule applied 5 times.
Iterating global reduction 2 with 5 rules applied. Total rules applied 5501 place count 2178 transition count 4338
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 5506 place count 2173 transition count 4338
Applied a total of 5506 rules in 510 ms. Remains 2173 /4011 variables (removed 1838) and now considering 4338/8006 (removed 3668) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 511 ms. Remains : 2173/4011 places, 4338/8006 transitions.
RANDOM walk for 581228 steps (86069 resets) in 73094 ms. (7 steps per ms) remains 0/2166 properties
Able to resolve query QuasiLiveness after proving 4007 properties.
FORMULA QuasiLiveness TRUE TECHNIQUES RANDOM_WALK TOPOLOGICAL INITIAL_STATE
Total runtime 90202 ms.
ITS solved all properties within timeout

BK_STOP 1748542228716

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination QuasiLiveness -timeout 180 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-1000"
export BK_EXAMINATION="QuasiLiveness"
export BK_TOOL="gold2024"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="1800"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5832"
echo " Executing tool gold2024"
echo " Input is AirplaneLD-PT-1000, examination is QuasiLiveness"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r014-tall-174853743300077"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-1000.tgz
mv AirplaneLD-PT-1000 execution
cd execution
if [ "QuasiLiveness" = "ReachabilityDeadlock" ] || [ "QuasiLiveness" = "UpperBounds" ] || [ "QuasiLiveness" = "QuasiLiveness" ] || [ "QuasiLiveness" = "StableMarking" ] || [ "QuasiLiveness" = "Liveness" ] || [ "QuasiLiveness" = "OneSafe" ] || [ "QuasiLiveness" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "QuasiLiveness" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "QuasiLiveness" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "QuasiLiveness.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' QuasiLiveness.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "QuasiLiveness" = "ReachabilityDeadlock" ] || [ "QuasiLiveness" = "QuasiLiveness" ] || [ "QuasiLiveness" = "StableMarking" ] || [ "QuasiLiveness" = "Liveness" ] || [ "QuasiLiveness" = "OneSafe" ] ; then
echo "FORMULA_NAME QuasiLiveness"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;