About the Execution of LoLA for ResIsolation-PT-N09P4
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16040.140 | 1557799.00 | 2715046.00 | 3771.50 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r629-smll-171774446300067.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResIsolation-PT-N09P4, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r629-smll-171774446300067
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 97M
-rw-r--r-- 1 mcc users 6.2K Jun 7 06:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Jun 7 06:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Jun 7 06:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Jun 7 06:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Jun 7 06:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 7 06:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Jun 7 06:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 7 06:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 7 06:26 NewModel
-rw-r--r-- 1 mcc users 7.6K Jun 7 06:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Jun 7 06:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Jun 7 06:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Jun 7 06:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Jun 7 06:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Jun 7 06:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 equiv_col
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 instance
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 iscolored
-rw-r--r-- 1 mcc users 97M Jun 7 06:26 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-00
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-01
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-02
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-03
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-04
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-05
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-06
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-07
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-08
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-09
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-10
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-11
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-12
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-13
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-14
FORMULA_NAME ResIsolation-PT-N09P4-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717793617186
starting LoLA
BK_EXAMINATION: LTLCardinality
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
BK_STOP 1717795174985
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 ResIsolation-PT-N09P4-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for ResIsolation-PT-N09P4-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P4-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P4-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 57: 410 Killed $BK_TOOL --conf=$LOLA_CONF $LOLA_EXAM $LOLA_VERDICT $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResIsolation-PT-N09P4"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResIsolation-PT-N09P4, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r629-smll-171774446300067"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResIsolation-PT-N09P4.tgz
mv ResIsolation-PT-N09P4 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;