About the Execution of LoLA for ResIsolation-PT-N09P2
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16192.819 | 405275.00 | 1298683.00 | 551.70 | ???F???????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r629-smll-171774446300050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResIsolation-PT-N09P2, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r629-smll-171774446300050
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 21M
-rw-r--r-- 1 mcc users 5.8K Jun 7 06:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Jun 7 06:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Jun 7 06:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Jun 7 06:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 7 06:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Jun 7 06:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Jun 7 06:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 7 06:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 7 06:26 NewModel
-rw-r--r-- 1 mcc users 11K Jun 7 06:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Jun 7 06:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Jun 7 06:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Jun 7 06:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Jun 7 06:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Jun 7 06:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 equiv_col
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 instance
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 iscolored
-rw-r--r-- 1 mcc users 21M Jun 7 06:26 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-00
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-01
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-02
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-03
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-04
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-05
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-06
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-07
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-08
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-09
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-10
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-11
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-12
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-13
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-14
FORMULA_NAME ResIsolation-PT-N09P2-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717783252531
starting LoLA
BK_EXAMINATION: CTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA ResIsolation-PT-N09P2-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717783657806
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 9 ResIsolation-PT-N09P2-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 166 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 9 ResIsolation-PT-N09P2-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 9 ResIsolation-PT-N09P2-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 AGEF EXCL 5/166 1/2000 ResIsolation-PT-N09P2-CTLFireability-2024-03 17 m, 3 m/sec, 16 t fired, .
[[35mlola[0m][.] 67 EF STEQ 5/3331 0/5 ResIsolation-PT-N09P2-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 69 EF STEQ 5/3331 0/5 ResIsolation-PT-N09P2-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 AGEF EXCL 10/166 1/2000 ResIsolation-PT-N09P2-CTLFireability-2024-03 39 m, 4 m/sec, 42 t fired, .
[[35mlola[0m][.] 67 EF STEQ 10/3331 0/5 ResIsolation-PT-N09P2-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 69 EF STEQ 10/3331 0/5 ResIsolation-PT-N09P2-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for ResIsolation-PT-N09P2-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 58
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for ResIsolation-PT-N09P2-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for ResIsolation-PT-N09P2-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for ResIsolation-PT-N09P2-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for ResIsolation-PT-N09P2-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 18 ResIsolation-PT-N09P2-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for ResIsolation-PT-N09P2-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P2-CTLFireability-2024-03: AGEF false tscc_search[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-06: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-10: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 57: 407 Killed $BK_TOOL --conf=$LOLA_CONF $LOLA_EXAM $LOLA_VERDICT $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResIsolation-PT-N09P2"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResIsolation-PT-N09P2, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r629-smll-171774446300050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResIsolation-PT-N09P2.tgz
mv ResIsolation-PT-N09P2 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;