About the Execution of LoLA for ResIsolation-PT-N09P1
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14467.644 | 3600000.00 | 5347958.00 | 9830.10 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r629-smll-171774446300043.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResIsolation-PT-N09P1, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r629-smll-171774446300043
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 9.6M
-rw-r--r-- 1 mcc users 9.6K Jun 7 06:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 114K Jun 7 06:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Jun 7 06:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Jun 7 06:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Jun 7 06:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Jun 7 06:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Jun 7 06:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 7 06:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 7 06:26 NewModel
-rw-r--r-- 1 mcc users 9.1K Jun 7 06:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Jun 7 06:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Jun 7 06:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Jun 7 06:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Jun 7 06:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Jun 7 06:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 equiv_col
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 instance
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 iscolored
-rw-r--r-- 1 mcc users 9.1M Jun 7 06:26 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-00
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-01
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-02
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-03
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-04
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-05
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-06
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-07
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-08
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-09
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-10
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-11
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-12
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-13
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-14
FORMULA_NAME ResIsolation-PT-N09P1-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717775591594
starting LoLA
BK_EXAMINATION: LTLCardinality
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-04: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-04: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 ResIsolation-PT-N09P1-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 26 ResIsolation-PT-N09P1-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for ResIsolation-PT-N09P1-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 ResIsolation-PT-N09P1-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 ResIsolation-PT-N09P1-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for ResIsolation-PT-N09P1-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for ResIsolation-PT-N09P1-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for ResIsolation-PT-N09P1-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 ResIsolation-PT-N09P1-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for ResIsolation-PT-N09P1-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ResIsolation-PT-N09P1-LTLCardinality-02
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 3/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 22 m, 4 m/sec, 36 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 8/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 46 m, 4 m/sec, 83 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 13/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 65 m, 3 m/sec, 123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-06-07 16:01:14] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 18/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 89 m, 4 m/sec, 169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 23/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 124 m, 7 m/sec, 242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 28/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 187 m, 12 m/sec, 367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 33/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 251 m, 12 m/sec, 497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 38/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 329 m, 15 m/sec, 648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 43/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 397 m, 13 m/sec, 787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 48/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 466 m, 13 m/sec, 926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 53/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 544 m, 15 m/sec, 1075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 58/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 616 m, 14 m/sec, 1220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 63/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 687 m, 14 m/sec, 1362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 68/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 751 m, 12 m/sec, 1492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 73/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 826 m, 15 m/sec, 1637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 78/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 894 m, 13 m/sec, 1774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 83/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 970 m, 15 m/sec, 1917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 88/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 1034 m, 12 m/sec, 2025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 93/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 1077 m, 8 m/sec, 2100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 98/241 1/2000 ResIsolation-PT-N09P1-LTLCardinality-02 1170 m, 18 m/sec, 2263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1176
[[35mlola[0m][I] fired transitions : 2273
[[35mlola[0m][I] time used : 98
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ResIsolation-PT-N09P1-LTLCardinality-14
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 ResIsolation-PT-N09P1-LTLCardinality-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ResIsolation-PT-N09P1-LTLCardinality-10
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/303 1/2000 ResIsolation-PT-N09P1-LTLCardinality-10 81735 m, 16347 m/sec, 537752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 10/303 1/2000 ResIsolation-PT-N09P1-LTLCardinality-10 154596 m, 14572 m/sec, 1260060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 15/303 2/2000 ResIsolation-PT-N09P1-LTLCardinality-10 230549 m, 15190 m/sec, 1960317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 20/303 3/2000 ResIsolation-PT-N09P1-LTLCardinality-10 314344 m, 16759 m/sec, 2683622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 25/303 3/2000 ResIsolation-PT-N09P1-LTLCardinality-10 387753 m, 14681 m/sec, 3359994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 30/303 3/2000 ResIsolation-PT-N09P1-LTLCardinality-10 462181 m, 14885 m/sec, 4051954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 35/303 4/2000 ResIsolation-PT-N09P1-LTLCardinality-10 537277 m, 15019 m/sec, 4728379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 40/303 4/2000 ResIsolation-PT-N09P1-LTLCardinality-10 613246 m, 15193 m/sec, 5449002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 45/303 5/2000 ResIsolation-PT-N09P1-LTLCardinality-10 685970 m, 14544 m/sec, 6206304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 50/303 5/2000 ResIsolation-PT-N09P1-LTLCardinality-10 761125 m, 15031 m/sec, 6951544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 55/303 6/2000 ResIsolation-PT-N09P1-LTLCardinality-10 842892 m, 16353 m/sec, 7717824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 60/303 6/2000 ResIsolation-PT-N09P1-LTLCardinality-10 912043 m, 13830 m/sec, 8452967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 65/303 7/2000 ResIsolation-PT-N09P1-LTLCardinality-10 984390 m, 14469 m/sec, 9189865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 70/303 7/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1056701 m, 14462 m/sec, 9921364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 75/303 8/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1134232 m, 15506 m/sec, 10611786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 80/303 8/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1214919 m, 16137 m/sec, 11347584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 85/303 9/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1293958 m, 15807 m/sec, 12035303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 90/303 9/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1368838 m, 14976 m/sec, 12705752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 95/303 10/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1454344 m, 17101 m/sec, 13317223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 100/303 10/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1517986 m, 12728 m/sec, 14147071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 105/303 11/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1589809 m, 14364 m/sec, 14871103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 110/303 11/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1666088 m, 15255 m/sec, 15649230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 115/303 12/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1744722 m, 15726 m/sec, 16412929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 120/303 12/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1818472 m, 14750 m/sec, 17151051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 125/303 13/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1889873 m, 14280 m/sec, 17880541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 130/303 13/2000 ResIsolation-PT-N09P1-LTLCardinality-10 1965304 m, 15086 m/sec, 18585067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 135/303 14/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2046569 m, 16253 m/sec, 19259791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 140/303 14/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2121022 m, 14890 m/sec, 19992370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 145/303 15/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2202907 m, 16377 m/sec, 20755293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 150/303 15/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2276894 m, 14797 m/sec, 21421306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 155/303 15/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2353242 m, 15269 m/sec, 22108729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 160/303 16/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2429444 m, 15240 m/sec, 22792556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 165/303 16/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2504310 m, 14973 m/sec, 23526755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 170/303 17/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2579727 m, 15083 m/sec, 24276697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 175/303 17/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2655322 m, 15119 m/sec, 25038586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 180/303 18/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2739007 m, 16737 m/sec, 25812940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 185/303 18/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2808038 m, 13806 m/sec, 26570417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 190/303 19/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2880931 m, 14578 m/sec, 27306358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 195/303 19/2000 ResIsolation-PT-N09P1-LTLCardinality-10 2954645 m, 14742 m/sec, 28044010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 200/303 20/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3030438 m, 15158 m/sec, 28757323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 205/303 20/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3104908 m, 14894 m/sec, 29514258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 210/303 21/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3180439 m, 15106 m/sec, 30273880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 215/303 21/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3262518 m, 16415 m/sec, 31060369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 220/303 22/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3331348 m, 13766 m/sec, 31782116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 225/303 22/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3402399 m, 14210 m/sec, 32498225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 230/303 23/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3473096 m, 14139 m/sec, 33210064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 235/303 23/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3545738 m, 14528 m/sec, 33930394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 240/303 24/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3621815 m, 15215 m/sec, 34691677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 245/303 24/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3695693 m, 14775 m/sec, 35434577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 250/303 24/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3766800 m, 14221 m/sec, 36146103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 255/303 25/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3837574 m, 14154 m/sec, 36855349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 260/303 25/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3911686 m, 14822 m/sec, 37509307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 265/303 26/2000 ResIsolation-PT-N09P1-LTLCardinality-10 3983184 m, 14299 m/sec, 38192421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 270/303 26/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4051697 m, 13702 m/sec, 38897510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 275/303 27/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4125331 m, 14726 m/sec, 39531429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 280/303 27/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4200852 m, 15104 m/sec, 40188125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 285/303 28/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4269878 m, 13805 m/sec, 40908532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 290/303 28/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4342402 m, 14504 m/sec, 41591764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 295/303 29/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4413186 m, 14156 m/sec, 42290040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 300/303 29/2000 ResIsolation-PT-N09P1-LTLCardinality-10 4485137 m, 14390 m/sec, 43010950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ResIsolation-PT-N09P1-LTLCardinality-09
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ResIsolation-PT-N09P1-LTLCardinality-10
[[35mlola[0m][I] time limit : 2731 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 5/303 1/2000 ResIsolation-PT-N09P1-LTLCardinality-09 62539 m, 12507 m/sec, 485198 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 5/2731 1/5 ResIsolation-PT-N09P1-LTLCardinality-10 81668 m, -880693 m/sec, 533795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 10/303 1/2000 ResIsolation-PT-N09P1-LTLCardinality-09 120956 m, 11683 m/sec, 1013331 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 10/273 1/5 ResIsolation-PT-N09P1-LTLCardinality-10 151780 m, 14022 m/sec, 1170816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 15/303 2/2000 ResIsolation-PT-N09P1-LTLCardinality-09 179874 m, 11783 m/sec, 1555613 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 15/273 2/5 ResIsolation-PT-N09P1-LTLCardinality-10 218430 m, 13330 m/sec, 1855037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 20/303 2/2000 ResIsolation-PT-N09P1-LTLCardinality-09 238755 m, 11776 m/sec, 2089083 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 20/273 2/5 ResIsolation-PT-N09P1-LTLCardinality-10 296230 m, 15560 m/sec, 2550363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 25/303 2/2000 ResIsolation-PT-N09P1-LTLCardinality-09 298559 m, 11960 m/sec, 2640428 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 25/273 3/5 ResIsolation-PT-N09P1-LTLCardinality-10 368557 m, 14465 m/sec, 3180887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 30/303 3/2000 ResIsolation-PT-N09P1-LTLCardinality-09 355592 m, 11406 m/sec, 3208610 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 30/273 3/5 ResIsolation-PT-N09P1-LTLCardinality-10 440344 m, 14357 m/sec, 3840685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 35/303 3/2000 ResIsolation-PT-N09P1-LTLCardinality-09 415784 m, 12038 m/sec, 3824783 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 35/273 4/5 ResIsolation-PT-N09P1-LTLCardinality-10 511630 m, 14257 m/sec, 4493667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 40/303 4/2000 ResIsolation-PT-N09P1-LTLCardinality-09 474706 m, 11784 m/sec, 4395369 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 40/273 4/5 ResIsolation-PT-N09P1-LTLCardinality-10 584804 m, 14634 m/sec, 5149159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 45/303 4/2000 ResIsolation-PT-N09P1-LTLCardinality-09 531403 m, 11339 m/sec, 4984680 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 45/273 5/5 ResIsolation-PT-N09P1-LTLCardinality-10 649627 m, 12964 m/sec, 5826388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 50/303 4/2000 ResIsolation-PT-N09P1-LTLCardinality-09 592500 m, 12219 m/sec, 5526883 t fired, .
[[35mlola[0m][.] 43 LTL EXCL 50/273 5/5 ResIsolation-PT-N09P1-LTLCardinality-10 719907 m, 14056 m/sec, 6519517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 55/303 5/2000 ResIsolation-PT-N09P1-LTLCardinality-09 655433 m, 12586 m/sec, 6086351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 60/303 5/2000 ResIsolation-PT-N09P1-LTLCardinality-09 721480 m, 13209 m/sec, 6636906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 65/303 6/2000 ResIsolation-PT-N09P1-LTLCardinality-09 779242 m, 11552 m/sec, 7245649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 70/303 6/2000 ResIsolation-PT-N09P1-LTLCardinality-09 840514 m, 12254 m/sec, 7884083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 75/303 6/2000 ResIsolation-PT-N09P1-LTLCardinality-09 902164 m, 12330 m/sec, 8509019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 80/303 7/2000 ResIsolation-PT-N09P1-LTLCardinality-09 963291 m, 12225 m/sec, 9119062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 85/303 7/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1025511 m, 12444 m/sec, 9671302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 90/303 8/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1090163 m, 12930 m/sec, 10266258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 95/303 8/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1154588 m, 12885 m/sec, 10833847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 100/303 9/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1214815 m, 12045 m/sec, 11393142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 105/303 9/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1275459 m, 12128 m/sec, 11984674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 110/303 9/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1337429 m, 12394 m/sec, 12611134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 115/303 10/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1399932 m, 12500 m/sec, 13237696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 120/303 10/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1461248 m, 12263 m/sec, 13854296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 125/303 11/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1523270 m, 12404 m/sec, 14421374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 130/303 11/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1580490 m, 11444 m/sec, 15035521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 135/303 11/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1643718 m, 12645 m/sec, 15667937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 140/303 12/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1703913 m, 12039 m/sec, 16271990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 145/303 12/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1767332 m, 12683 m/sec, 16867399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 150/303 13/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1825853 m, 11704 m/sec, 17491272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 155/303 13/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1883186 m, 11466 m/sec, 18065832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 160/303 13/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1941596 m, 11682 m/sec, 18621883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 165/303 14/2000 ResIsolation-PT-N09P1-LTLCardinality-09 1999918 m, 11664 m/sec, 19182000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 170/303 14/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2058574 m, 11731 m/sec, 19722767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 175/303 14/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2116947 m, 11674 m/sec, 20267516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 180/303 15/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2178196 m, 12249 m/sec, 20823980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 185/303 15/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2232702 m, 10901 m/sec, 21404156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 190/303 16/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2292372 m, 11934 m/sec, 21956846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 195/303 16/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2348926 m, 11310 m/sec, 22474722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 200/303 16/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2403926 m, 11000 m/sec, 23025442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 205/303 17/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2460427 m, 11300 m/sec, 23544674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 210/303 17/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2515679 m, 11050 m/sec, 24076439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 215/303 17/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2570016 m, 10867 m/sec, 24615573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 220/303 18/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2623008 m, 10598 m/sec, 25141116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 225/303 18/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2675318 m, 10462 m/sec, 25671083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 230/303 18/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2728640 m, 10664 m/sec, 26158569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 235/303 19/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2780862 m, 10444 m/sec, 26669507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 240/303 19/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2841771 m, 12181 m/sec, 27226042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 245/303 20/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2901165 m, 11878 m/sec, 27795902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 250/303 20/2000 ResIsolation-PT-N09P1-LTLCardinality-09 2963399 m, 12446 m/sec, 28355346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 255/303 20/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3024474 m, 12215 m/sec, 28966610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 260/303 21/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3087294 m, 12564 m/sec, 29582255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 265/303 21/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3149656 m, 12472 m/sec, 30161586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 270/303 22/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3212015 m, 12471 m/sec, 30721256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 275/303 22/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3273109 m, 12218 m/sec, 31264192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 280/303 22/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3333803 m, 12138 m/sec, 31787384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 285/303 23/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3394181 m, 12075 m/sec, 32356386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 290/303 23/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3456917 m, 12547 m/sec, 32851461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 295/303 24/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3514545 m, 11525 m/sec, 33414252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 300/303 24/2000 ResIsolation-PT-N09P1-LTLCardinality-09 3574462 m, 11983 m/sec, 34008404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ResIsolation-PT-N09P1-LTLCardinality-08
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ResIsolation-PT-N09P1-LTLCardinality-09
[[35mlola[0m][I] time limit : 2426 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 28
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 5/303 1/5 ResIsolation-PT-N09P1-LTLCardinality-09 62539 m, -702384 m/sec, 470707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 10/303 1/5 ResIsolation-PT-N09P1-LTLCardinality-09 117703 m, 11032 m/sec, 995869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 15/303 2/5 ResIsolation-PT-N09P1-LTLCardinality-09 173994 m, 11258 m/sec, 1505779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 20/303 2/5 ResIsolation-PT-N09P1-LTLCardinality-09 229031 m, 11007 m/sec, 1999435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 25/303 2/5 ResIsolation-PT-N09P1-LTLCardinality-09 293319 m, 12857 m/sec, 2475253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 30/303 3/5 ResIsolation-PT-N09P1-LTLCardinality-09 339822 m, 9300 m/sec, 3020651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 35/303 3/5 ResIsolation-PT-N09P1-LTLCardinality-09 391991 m, 10433 m/sec, 3573942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 40/303 3/5 ResIsolation-PT-N09P1-LTLCardinality-09 445060 m, 10613 m/sec, 4121697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 45/303 4/5 ResIsolation-PT-N09P1-LTLCardinality-09 498460 m, 10680 m/sec, 4653845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 50/303 4/5 ResIsolation-PT-N09P1-LTLCardinality-09 555839 m, 11475 m/sec, 5156953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 55/303 5/5 ResIsolation-PT-N09P1-LTLCardinality-09 610134 m, 10859 m/sec, 5682169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 60/303 5/5 ResIsolation-PT-N09P1-LTLCardinality-09 664497 m, 10872 m/sec, 6178328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 65/303 5/5 ResIsolation-PT-N09P1-LTLCardinality-09 723932 m, 11887 m/sec, 6646489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 29 ResIsolation-PT-N09P1-LTLCardinality-07
[[35mlola[0m][I] time limit : 336 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 ResIsolation-PT-N09P1-LTLCardinality-05
[[35mlola[0m][I] time limit : 471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResIsolation-PT-N09P1-LTLCardinality-01
[[35mlola[0m][I] time limit : 785 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ResIsolation-PT-N09P1-LTLCardinality-00
[[35mlola[0m][I] time limit : 1178 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ResIsolation-PT-N09P1-LTLCardinality-13
[[35mlola[0m][I] time limit : 2356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1949 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1954 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1959 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1964 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1969 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1974 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1979 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1984 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1989 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1994 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1999 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2004 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2009 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2014 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2019 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2024 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2029 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2034 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2039 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2044 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2049 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2054 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2059 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2064 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2069 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2074 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2079 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2084 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2089 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2094 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2099 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2104 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2109 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2114 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2119 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2124 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2129 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2134 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2139 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2144 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2149 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2154 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2159 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2164 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2169 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2174 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2179 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2184 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2189 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2194 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2199 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2204 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2209 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2214 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2219 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2224 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2229 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2234 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2239 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2244 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2249 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2254 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2259 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2264 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2269 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2274 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2279 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2284 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2289 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2294 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2299 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2304 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2309 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2314 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2319 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2324 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2329 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2334 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ResIsolation-PT-N09P1-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 754743
[[35mlola[0m][I] fired transitions : 6984697
[[35mlola[0m][I] time used : 1162
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2339 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2344 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2349 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2354 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2359 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2364 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2369 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2374 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2379 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2384 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2389 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2394 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2399 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2404 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2409 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2414 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2419 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N09P1-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2424 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N09P1-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N09P1-LTLCardinality-08: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResIsolation-PT-N09P1"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResIsolation-PT-N09P1, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r629-smll-171774446300043"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResIsolation-PT-N09P1.tgz
mv ResIsolation-PT-N09P1 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;