About the Execution of LoLA for ResIsolation-PT-N08P2
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16112.464 | 2936827.00 | 7817457.00 | 5203.30 | ????F???F???T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r629-smll-171774446200010.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResIsolation-PT-N08P2, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r629-smll-171774446200010
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 9.5M
-rw-r--r-- 1 mcc users 5.6K Jun 7 06:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Jun 7 06:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Jun 7 06:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 7 06:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Jun 7 06:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 7 06:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Jun 7 06:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 7 06:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 7 06:26 NewModel
-rw-r--r-- 1 mcc users 11K Jun 7 06:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Jun 7 06:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Jun 7 06:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Jun 7 06:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Jun 7 06:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Jun 7 06:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 equiv_col
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 instance
-rw-r--r-- 1 mcc users 6 Jun 7 06:26 iscolored
-rw-r--r-- 1 mcc users 9.2M Jun 7 06:26 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-00
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-01
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-02
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-03
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-04
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-05
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-06
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-07
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-08
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-09
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-10
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-11
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-12
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-13
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-14
FORMULA_NAME ResIsolation-PT-N08P2-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717752576027
starting LoLA
BK_EXAMINATION: CTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA ResIsolation-PT-N08P2-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResIsolation-PT-N08P2-CTLFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResIsolation-PT-N08P2-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717755512854
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 ResIsolation-PT-N08P2-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for ResIsolation-PT-N08P2-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 27 ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 27 ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for ResIsolation-PT-N08P2-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ResIsolation-PT-N08P2-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 233 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 1/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 240 m, 48 m/sec, 376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 6/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 12380 m, 2428 m/sec, 76127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 11/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 21992 m, 1922 m/sec, 153720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 16/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 32882 m, 2178 m/sec, 231871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 21/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 62067 m, 5837 m/sec, 474093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 26/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 100270 m, 7640 m/sec, 813542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 31/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 130203 m, 5986 m/sec, 1083046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 36/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 152404 m, 4440 m/sec, 1269547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 41/233 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 182961 m, 6111 m/sec, 1558595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 46/233 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 223774 m, 8162 m/sec, 1947111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 51/233 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 269822 m, 9209 m/sec, 2397404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 56/233 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 317545 m, 9544 m/sec, 2781828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 61/233 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 362942 m, 9079 m/sec, 3203459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 66/233 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 408906 m, 9192 m/sec, 3613931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 71/233 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 454930 m, 9204 m/sec, 4051810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 76/233 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 500394 m, 9092 m/sec, 4506048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 81/233 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 548304 m, 9582 m/sec, 4871435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 86/233 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 594583 m, 9255 m/sec, 5280251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 91/233 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 642248 m, 9533 m/sec, 5698673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 96/233 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 688396 m, 9229 m/sec, 6125178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type FNDP) for 40 ResIsolation-PT-N08P2-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 40 ResIsolation-PT-N08P2-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for ResIsolation-PT-N08P2-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 55 (type FNDP) for ResIsolation-PT-N08P2-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 55 (type FNDP) for ResIsolation-PT-N08P2-CTLFireability-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 101/250 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 733587 m, 9038 m/sec, 6557208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 106/250 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 779471 m, 9176 m/sec, 6996045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 111/250 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 825928 m, 9291 m/sec, 7427156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 116/250 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 871364 m, 9087 m/sec, 7876200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 121/250 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 916525 m, 9032 m/sec, 8294500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 126/250 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 962071 m, 9109 m/sec, 8732468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 131/250 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1008199 m, 9225 m/sec, 9168779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type FNDP) for 12 ResIsolation-PT-N08P2-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 12 ResIsolation-PT-N08P2-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type FNDP) for ResIsolation-PT-N08P2-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for ResIsolation-PT-N08P2-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 136/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1053652 m, 9090 m/sec, 9582228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for ResIsolation-PT-N08P2-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 141/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1098602 m, 8990 m/sec, 10036841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 146/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1146964 m, 9672 m/sec, 10479055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 151/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1196237 m, 9854 m/sec, 10941202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 156/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1245021 m, 9756 m/sec, 11420169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 161/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1293185 m, 9632 m/sec, 11897390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 166/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1342040 m, 9771 m/sec, 12385587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 171/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1394332 m, 10458 m/sec, 12837499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 176/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1447046 m, 10542 m/sec, 13306505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 181/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1499973 m, 10585 m/sec, 13793883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 186/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1552116 m, 10428 m/sec, 14297201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 191/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1605067 m, 10590 m/sec, 14775743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 196/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1656808 m, 10348 m/sec, 15284073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 201/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1707479 m, 10134 m/sec, 15747487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 206/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1758883 m, 10280 m/sec, 16156599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 211/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1810027 m, 10228 m/sec, 16610585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 216/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1860184 m, 10031 m/sec, 17059519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 221/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1908761 m, 9715 m/sec, 17494709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 226/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 1957807 m, 9809 m/sec, 17941537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 231/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2006329 m, 9704 m/sec, 18364192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 236/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2057311 m, 10196 m/sec, 18783197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 241/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2108150 m, 10167 m/sec, 19228007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 246/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2156427 m, 9655 m/sec, 19637663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 251/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2204682 m, 9651 m/sec, 20064910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 256/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2252683 m, 9600 m/sec, 20507945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 261/269 11/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2300298 m, 9523 m/sec, 20954986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 266/269 11/2000 ResIsolation-PT-N08P2-CTLFireability-2024-07 2347262 m, 9392 m/sec, 21405772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ResIsolation-PT-N08P2-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 269 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ResIsolation-PT-N08P2-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 3231 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/3231 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 48343 m, -459783 m/sec, 366126 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 5/269 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 39568 m, 7913 m/sec, 375108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/3231 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 95744 m, 9480 m/sec, 772332 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 10/248 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 80529 m, 8192 m/sec, 795949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/3231 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 143588 m, 9568 m/sec, 1199790 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 15/248 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 121491 m, 8192 m/sec, 1243881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/3231 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 190396 m, 9361 m/sec, 1624454 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 20/248 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 162081 m, 8118 m/sec, 1692840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/3231 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 236104 m, 9141 m/sec, 2072457 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 25/248 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 204832 m, 8550 m/sec, 2138323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/3231 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 284284 m, 9636 m/sec, 2502308 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 30/248 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 242985 m, 7630 m/sec, 2627575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/3231 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 330748 m, 9292 m/sec, 2913880 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 35/248 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 283257 m, 8054 m/sec, 3064905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/3231 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 378652 m, 9580 m/sec, 3339795 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 40/248 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 323778 m, 8104 m/sec, 3494558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/3231 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 425063 m, 9282 m/sec, 3763213 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 45/248 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 364399 m, 8124 m/sec, 3945213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/3231 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 470678 m, 9123 m/sec, 4210160 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 50/248 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 404767 m, 8073 m/sec, 4388567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/3231 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 517904 m, 9445 m/sec, 4632814 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 55/248 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 443816 m, 7809 m/sec, 4820642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/3231 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 567184 m, 9856 m/sec, 5010271 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 60/248 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 483019 m, 7840 m/sec, 5298667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/3231 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 613411 m, 9245 m/sec, 5444472 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 65/248 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 523462 m, 8088 m/sec, 5726504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/3231 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 660830 m, 9483 m/sec, 5873604 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 70/248 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 565083 m, 8324 m/sec, 6133647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/3231 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 707856 m, 9405 m/sec, 6301786 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 75/248 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 604395 m, 7862 m/sec, 6575021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/3231 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 752234 m, 8875 m/sec, 6757653 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 80/248 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 644267 m, 7974 m/sec, 7016378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/3231 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 798153 m, 9183 m/sec, 7168948 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 85/248 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 683962 m, 7939 m/sec, 7448742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/3231 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 842514 m, 8872 m/sec, 7603315 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 90/248 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 722551 m, 7717 m/sec, 7901637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/3231 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 888177 m, 9132 m/sec, 8037716 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 95/248 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 762122 m, 7914 m/sec, 8373199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/3231 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 935038 m, 9372 m/sec, 8460906 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 100/248 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 802557 m, 8087 m/sec, 8813497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/3231 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 979830 m, 8958 m/sec, 8909815 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 105/248 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 842003 m, 7889 m/sec, 9272530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/3231 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 1025512 m, 9136 m/sec, 9327343 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 110/248 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 881100 m, 7819 m/sec, 9733664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/3231 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 1070136 m, 8924 m/sec, 9751987 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 115/248 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 921121 m, 8004 m/sec, 10165564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/3231 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-07 1116070 m, 9186 m/sec, 10172096 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 120/248 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 959271 m, 7630 m/sec, 10618171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 125/248 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1001282 m, 8402 m/sec, 11122661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 130/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1044742 m, 8692 m/sec, 11583489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 135/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1086436 m, 8338 m/sec, 12092114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 140/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1129520 m, 8616 m/sec, 12577002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 145/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1172923 m, 8680 m/sec, 13056757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 150/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1215355 m, 8486 m/sec, 13553052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 155/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1257977 m, 8524 m/sec, 14058186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 160/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1300182 m, 8441 m/sec, 14567083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 165/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1342740 m, 8511 m/sec, 15076195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 170/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1387666 m, 8985 m/sec, 15544544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 175/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1433227 m, 9112 m/sec, 16051737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 180/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1479412 m, 9237 m/sec, 16567124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 185/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1525304 m, 9178 m/sec, 17088080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 190/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1570639 m, 9067 m/sec, 17598326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 195/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1615991 m, 9070 m/sec, 18124816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 200/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1660630 m, 8927 m/sec, 18636926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 205/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1704576 m, 8789 m/sec, 19127451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 210/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1747776 m, 8640 m/sec, 19550165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 215/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1791936 m, 8832 m/sec, 20052740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 220/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1836213 m, 8855 m/sec, 20535265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 225/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1879513 m, 8660 m/sec, 21008215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 230/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1922458 m, 8589 m/sec, 21462418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 235/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 1965673 m, 8643 m/sec, 21931748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 240/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 2009021 m, 8669 m/sec, 22400730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 245/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 2053820 m, 8959 m/sec, 22865386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 250/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 2098669 m, 8969 m/sec, 23343446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 255/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 2141533 m, 8572 m/sec, 23785394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 260/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 2184367 m, 8566 m/sec, 24263368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 265/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-14 2226715 m, 8469 m/sec, 24715531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 47 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ResIsolation-PT-N08P2-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 269 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ResIsolation-PT-N08P2-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 2961 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/269 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 44446 m, 8889 m/sec, 166630 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 5/2961 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 35625 m, -438218 m/sec, 336079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/269 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 103067 m, 11724 m/sec, 418421 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 10/246 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 77912 m, 8457 m/sec, 758819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/269 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 161400 m, 11666 m/sec, 659833 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 15/246 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 118681 m, 8153 m/sec, 1212146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/269 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 219684 m, 11656 m/sec, 902331 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 20/246 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 160350 m, 8333 m/sec, 1673809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/269 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 277224 m, 11508 m/sec, 1147179 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 25/246 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 203158 m, 8561 m/sec, 2127844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/269 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 335579 m, 11671 m/sec, 1402216 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 30/246 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 242667 m, 7901 m/sec, 2618721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/269 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 393712 m, 11626 m/sec, 1654042 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 35/246 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 283044 m, 8075 m/sec, 3063917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/269 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 451293 m, 11516 m/sec, 1901526 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 40/246 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 323929 m, 8177 m/sec, 3500324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/269 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 509409 m, 11623 m/sec, 2162029 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 45/246 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 365860 m, 8386 m/sec, 3960945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/269 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 578017 m, 13721 m/sec, 2463137 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 50/246 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 409271 m, 8682 m/sec, 4436519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/269 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 646393 m, 13675 m/sec, 2774214 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 55/246 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 453166 m, 8779 m/sec, 4936056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/269 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 710554 m, 12832 m/sec, 3052408 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 60/246 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 495790 m, 8524 m/sec, 5452516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/269 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 773696 m, 12628 m/sec, 3334116 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 65/246 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 537664 m, 8374 m/sec, 5867826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/269 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 835423 m, 12345 m/sec, 3605815 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 70/246 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 579508 m, 8368 m/sec, 6299211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 900456 m, 13006 m/sec, 3897265 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 75/246 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 622385 m, 8575 m/sec, 6772276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 961577 m, 12224 m/sec, 4169257 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 80/246 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 665074 m, 8537 m/sec, 7244869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1022221 m, 12128 m/sec, 4447057 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 85/246 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 708597 m, 8704 m/sec, 7725393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/269 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1087589 m, 13073 m/sec, 4751972 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 90/246 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 750109 m, 8302 m/sec, 8236549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 95/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1150627 m, 12607 m/sec, 5037464 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 95/246 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 793412 m, 8660 m/sec, 8711833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 100/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1212064 m, 12287 m/sec, 5305783 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 100/246 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 835853 m, 8488 m/sec, 9210832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 105/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1272475 m, 12082 m/sec, 5571753 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 105/246 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 878600 m, 8549 m/sec, 9707309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 110/269 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1334796 m, 12464 m/sec, 5850542 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 110/246 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 919381 m, 8156 m/sec, 10154580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 115/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1395826 m, 12206 m/sec, 6111258 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 115/246 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 959778 m, 8079 m/sec, 10626932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 120/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1454960 m, 11826 m/sec, 6370219 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 120/246 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 1000185 m, 8081 m/sec, 11114238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 125/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1513497 m, 11707 m/sec, 6618161 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 125/246 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 1040853 m, 8133 m/sec, 11546986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 130/269 7/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1572116 m, 11723 m/sec, 6868818 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 130/246 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 1080199 m, 7869 m/sec, 12018129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 135/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1634429 m, 12462 m/sec, 7132753 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 135/246 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-14 1121301 m, 8220 m/sec, 12481701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 47 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 140/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1696502 m, 12414 m/sec, 7414920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 145/269 8/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1759940 m, 12687 m/sec, 7690385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 150/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1821681 m, 12348 m/sec, 7955625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 155/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1880673 m, 11798 m/sec, 8217857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 160/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1940081 m, 11881 m/sec, 8471829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 165/269 9/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 1998967 m, 11777 m/sec, 8720437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 170/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2060707 m, 12348 m/sec, 8993893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 175/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2120326 m, 11923 m/sec, 9242782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 180/269 10/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2183486 m, 12632 m/sec, 9535647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 185/269 11/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2246324 m, 12567 m/sec, 9825700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 190/269 11/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2308448 m, 12424 m/sec, 10126664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 195/269 11/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2369354 m, 12181 m/sec, 10405049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 200/269 11/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2431087 m, 12346 m/sec, 10671885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 205/269 12/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2494052 m, 12593 m/sec, 10951645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 210/269 12/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2555141 m, 12217 m/sec, 11210441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 215/269 12/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2615835 m, 12138 m/sec, 11481926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 220/269 12/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2676160 m, 12065 m/sec, 11749238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 225/269 13/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2742289 m, 13225 m/sec, 12045879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 230/269 13/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2804290 m, 12400 m/sec, 12306155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 235/269 13/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2865815 m, 12305 m/sec, 12571961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 240/269 14/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2927233 m, 12283 m/sec, 12836603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 245/269 14/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 2990918 m, 12737 m/sec, 13105097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 250/269 14/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 3053824 m, 12581 m/sec, 13382476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 255/269 14/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 3117237 m, 12682 m/sec, 13667308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 260/269 15/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 3180379 m, 12628 m/sec, 13934501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 265/269 15/2000 ResIsolation-PT-N08P2-CTLFireability-2024-13 3242886 m, 12501 m/sec, 14196548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ResIsolation-PT-N08P2-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 269 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ResIsolation-PT-N08P2-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 2691 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3240
[[35mlola[0m][I] fired transitions : 10097
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/269 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 50008 m, -638575 m/sec, 190509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/269 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 110790 m, 12156 m/sec, 449234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/269 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 171526 m, 12147 m/sec, 703172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/269 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 232716 m, 12238 m/sec, 957295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/269 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 293685 m, 12193 m/sec, 1220309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/269 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 354858 m, 12234 m/sec, 1484496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/269 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 414637 m, 11955 m/sec, 1745913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/269 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 475479 m, 12168 m/sec, 2009002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/269 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 538812 m, 12666 m/sec, 2289843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/269 3/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 606775 m, 13592 m/sec, 2593626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/269 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 672827 m, 13210 m/sec, 2891356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/269 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 736234 m, 12681 m/sec, 3169092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/269 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 799199 m, 12593 m/sec, 3445218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/269 4/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 865489 m, 13258 m/sec, 3743177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/269 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 927966 m, 12495 m/sec, 4017006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/269 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 989070 m, 12220 m/sec, 4293528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/269 5/5 ResIsolation-PT-N08P2-CTLFireability-2024-13 1054275 m, 13041 m/sec, 4599938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 289 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 7017 m, 1403 m/sec, 29614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 10/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 17038 m, 2004 m/sec, 138351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 15/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 26475 m, 1887 m/sec, 231208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 20/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 35606 m, 1826 m/sec, 336355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 25/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 44937 m, 1866 m/sec, 429011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 30/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 54375 m, 1887 m/sec, 513761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 35/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 64107 m, 1946 m/sec, 621864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 40/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 73067 m, 1792 m/sec, 689117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 45/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 81659 m, 1718 m/sec, 801624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 50/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 89845 m, 1637 m/sec, 897068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 55/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 98020 m, 1635 m/sec, 979806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 60/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 106076 m, 1611 m/sec, 1075196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 65/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 114396 m, 1664 m/sec, 1170520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 70/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 122916 m, 1704 m/sec, 1264180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 75/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 131499 m, 1716 m/sec, 1357696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 80/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 139695 m, 1639 m/sec, 1416496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 85/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 148151 m, 1691 m/sec, 1528124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 90/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 156152 m, 1600 m/sec, 1621755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 95/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 164044 m, 1578 m/sec, 1703614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 100/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 171858 m, 1562 m/sec, 1797316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 105/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 180014 m, 1631 m/sec, 1892448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 110/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 188393 m, 1675 m/sec, 1983016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 115/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 196789 m, 1679 m/sec, 2075611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 120/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 204395 m, 1521 m/sec, 2135669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 125/289 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 211839 m, 1488 m/sec, 2251031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 130/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 219080 m, 1448 m/sec, 2339946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 135/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 226222 m, 1428 m/sec, 2423059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 140/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 233394 m, 1434 m/sec, 2508680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 145/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 240577 m, 1436 m/sec, 2598266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 150/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 247794 m, 1443 m/sec, 2685959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 155/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 255555 m, 1552 m/sec, 2777638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 160/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 263204 m, 1529 m/sec, 2870864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 165/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 272176 m, 1794 m/sec, 2954520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 170/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 281315 m, 1827 m/sec, 3053582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 175/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 290786 m, 1894 m/sec, 3148996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 180/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 300275 m, 1897 m/sec, 3243086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 185/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 309118 m, 1768 m/sec, 3305431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 190/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 317612 m, 1698 m/sec, 3417411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 195/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 325643 m, 1606 m/sec, 3510798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 200/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 333823 m, 1636 m/sec, 3606496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 205/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 341886 m, 1612 m/sec, 3689273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 210/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 350200 m, 1662 m/sec, 3786336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 215/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 358785 m, 1717 m/sec, 3884196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 220/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 367340 m, 1711 m/sec, 3977848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 225/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 376084 m, 1748 m/sec, 4035726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 230/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 384257 m, 1634 m/sec, 4160384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 235/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 392486 m, 1645 m/sec, 4248346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 240/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 400570 m, 1616 m/sec, 4343637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 245/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 408762 m, 1638 m/sec, 4429915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 250/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 416944 m, 1636 m/sec, 4523278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 255/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 425618 m, 1734 m/sec, 4616409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 260/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 434167 m, 1709 m/sec, 4713972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 265/289 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 442009 m, 1568 m/sec, 4764509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 270/289 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 449187 m, 1435 m/sec, 4888549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 275/289 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 456400 m, 1442 m/sec, 4972624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 280/289 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 463626 m, 1445 m/sec, 5057523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 285/289 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-09 470808 m, 1436 m/sec, 5152947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ResIsolation-PT-N08P2-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2311 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 5/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 10901 m, 2180 m/sec, 73668 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 5/2311 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 5652 m, -93031 m/sec, 23376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 10/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 21128 m, 2045 m/sec, 161361 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 10/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 15076 m, 1884 m/sec, 129173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 15/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 32721 m, 2318 m/sec, 253104 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 15/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 23892 m, 1763 m/sec, 218854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 20/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 43612 m, 2178 m/sec, 346830 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 20/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 32000 m, 1621 m/sec, 293074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 25/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 54471 m, 2171 m/sec, 438592 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 25/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 40406 m, 1681 m/sec, 381877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 30/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 65278 m, 2161 m/sec, 529529 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 30/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 49196 m, 1758 m/sec, 472197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 35/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 77704 m, 2485 m/sec, 630653 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 35/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 58206 m, 1802 m/sec, 558665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 40/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 90234 m, 2506 m/sec, 730516 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 40/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 67127 m, 1784 m/sec, 651895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 45/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 103224 m, 2598 m/sec, 831085 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 45/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 75268 m, 1628 m/sec, 702860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 50/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 116269 m, 2609 m/sec, 934080 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 50/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 82985 m, 1543 m/sec, 816130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 55/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 128925 m, 2531 m/sec, 1041733 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 55/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 90443 m, 1491 m/sec, 900044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 60/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 141388 m, 2492 m/sec, 1149091 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 60/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 97971 m, 1505 m/sec, 979525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 65/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 153811 m, 2484 m/sec, 1255660 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 65/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 105374 m, 1480 m/sec, 1071416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 70/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-06 167989 m, 2835 m/sec, 1345836 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 70/256 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 113134 m, 1552 m/sec, 1152184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 167989
[[35mlola[0m][I] fired transitions : 1345836
[[35mlola[0m][I] time used : 70
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 75/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 120886 m, 1550 m/sec, 1240464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 80/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 128847 m, 1592 m/sec, 1328533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 85/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 136059 m, 1442 m/sec, 1396744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 90/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 143676 m, 1523 m/sec, 1487391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 95/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 151476 m, 1560 m/sec, 1567585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 100/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 159142 m, 1533 m/sec, 1660117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 105/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 166768 m, 1525 m/sec, 1745624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 110/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 174443 m, 1535 m/sec, 1827680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 115/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 182120 m, 1535 m/sec, 1914331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 120/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 190240 m, 1624 m/sec, 2004395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 125/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 198281 m, 1608 m/sec, 2093297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 130/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 205512 m, 1446 m/sec, 2143252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 135/288 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 212529 m, 1403 m/sec, 2254919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 140/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 219376 m, 1369 m/sec, 2343055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 145/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 226154 m, 1355 m/sec, 2422547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 150/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 232936 m, 1356 m/sec, 2504830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 155/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 239739 m, 1360 m/sec, 2587344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 160/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 246609 m, 1374 m/sec, 2667043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 165/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 253751 m, 1428 m/sec, 2756960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 170/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 260918 m, 1433 m/sec, 2843451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 175/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 268901 m, 1596 m/sec, 2927524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 180/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 277541 m, 1728 m/sec, 3016520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 185/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 286299 m, 1751 m/sec, 3100125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 190/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 294966 m, 1733 m/sec, 3190678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 195/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 303815 m, 1769 m/sec, 3277312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 200/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 311815 m, 1600 m/sec, 3356865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 205/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 319466 m, 1530 m/sec, 3448901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 210/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 327125 m, 1531 m/sec, 3531710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 215/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 334704 m, 1515 m/sec, 3615403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 220/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 342194 m, 1498 m/sec, 3691194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 225/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 349865 m, 1534 m/sec, 3784317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 230/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 357714 m, 1569 m/sec, 3872684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 235/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 365709 m, 1599 m/sec, 3956925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 240/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 373486 m, 1555 m/sec, 4019320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 245/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 381477 m, 1598 m/sec, 4128720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 250/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 389133 m, 1531 m/sec, 4213950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 255/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 396612 m, 1495 m/sec, 4300544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 260/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 404047 m, 1487 m/sec, 4379144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 265/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 411541 m, 1498 m/sec, 4461678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 270/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 418906 m, 1473 m/sec, 4541437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 275/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 426766 m, 1572 m/sec, 4632226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 280/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 434399 m, 1526 m/sec, 4716535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 285/288 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 441446 m, 1409 m/sec, 4760194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for ResIsolation-PT-N08P2-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 0 0 4 1 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ResIsolation-PT-N08P2-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 ResIsolation-PT-N08P2-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2021 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 42149 m, 8429 m/sec, 306140 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 5/2021 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 5300 m, -87229 m/sec, 21882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 86060 m, 8782 m/sec, 675260 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 10/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 14528 m, 1845 m/sec, 113685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 128883 m, 8564 m/sec, 1071415 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 15/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 22889 m, 1672 m/sec, 207078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 172317 m, 8686 m/sec, 1455093 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 20/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 31199 m, 1662 m/sec, 289631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/288 1/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 215481 m, 8632 m/sec, 1865408 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 25/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 39591 m, 1678 m/sec, 375584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/288 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 258032 m, 8510 m/sec, 2292751 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 30/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 48238 m, 1729 m/sec, 462316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/288 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 302136 m, 8820 m/sec, 2658568 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 35/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 56932 m, 1738 m/sec, 545746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/288 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 345043 m, 8581 m/sec, 3038379 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 40/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 65598 m, 1733 m/sec, 635988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/288 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 388328 m, 8657 m/sec, 3431404 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 45/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 73512 m, 1582 m/sec, 691786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/288 2/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 431957 m, 8725 m/sec, 3824573 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 50/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 81297 m, 1557 m/sec, 799788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/288 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 474176 m, 8443 m/sec, 4235950 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 55/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 88791 m, 1498 m/sec, 884225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/288 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 517199 m, 8604 m/sec, 4629550 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 60/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 96111 m, 1464 m/sec, 969355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/288 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 561820 m, 8924 m/sec, 4987931 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 65/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 103485 m, 1474 m/sec, 1048291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/288 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 604758 m, 8587 m/sec, 5369068 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 70/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 110997 m, 1502 m/sec, 1130870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/288 3/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 648328 m, 8714 m/sec, 5763430 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 75/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 118361 m, 1472 m/sec, 1210590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/288 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 692136 m, 8761 m/sec, 6159353 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 80/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 126290 m, 1585 m/sec, 1301144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/288 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 734124 m, 8397 m/sec, 6575994 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 85/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 133994 m, 1540 m/sec, 1386324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/288 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 773845 m, 7944 m/sec, 6948813 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 90/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 142165 m, 1634 m/sec, 1434902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/288 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 817258 m, 8682 m/sec, 7350851 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 95/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 149453 m, 1457 m/sec, 1551543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/288 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 859457 m, 8439 m/sec, 7773427 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 100/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 156995 m, 1508 m/sec, 1626488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/288 4/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 899536 m, 8015 m/sec, 8129117 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 105/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 164455 m, 1492 m/sec, 1714177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/288 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 942792 m, 8651 m/sec, 8495521 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 110/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 171699 m, 1448 m/sec, 1796539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/288 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 978101 m, 7061 m/sec, 8893088 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 115/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 179290 m, 1518 m/sec, 1883649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/288 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1017077 m, 7795 m/sec, 9252303 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 120/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 186971 m, 1536 m/sec, 1964589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/288 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1057745 m, 8133 m/sec, 9618623 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 125/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 194706 m, 1547 m/sec, 2053968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/288 5/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1096325 m, 7716 m/sec, 10015833 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 130/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 201985 m, 1455 m/sec, 2121117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/288 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1136120 m, 7959 m/sec, 10378999 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 135/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 208962 m, 1395 m/sec, 2216259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/288 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1179758 m, 8727 m/sec, 10757657 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 140/252 1/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 215647 m, 1337 m/sec, 2297310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/288 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1220342 m, 8116 m/sec, 11183838 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 145/252 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 222064 m, 1283 m/sec, 2366483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 150/288 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1261878 m, 8307 m/sec, 11583953 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 150/252 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 228271 m, 1241 m/sec, 2445409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 155/288 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1302502 m, 8124 m/sec, 11989743 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 155/252 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 234540 m, 1253 m/sec, 2524815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-12: EF true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-09: DISJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResIsolation-PT-N08P2-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 160/288 6/2000 ResIsolation-PT-N08P2-CTLFireability-2024-05 1343786 m, 8256 m/sec, 12403591 t fired, .
[[35mlola[0m][.] 30 CTL EXCL 160/252 2/5 ResIsolation-PT-N08P2-CTLFireability-2024-09 240949 m, 1281 m/sec, 2600374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mResIsolation-PT-N08P2-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResIsolation-PT-N08P2-CTLFireability-2024-08: INITIAL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResIsolation-PT-N08P2"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResIsolation-PT-N08P2, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r629-smll-171774446200010"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResIsolation-PT-N08P2.tgz
mv ResIsolation-PT-N08P2 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;