About the Execution of LoLA for MedleyA-PT-20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15690.388 | 3600000.00 | 870369.00 | 11452.70 | F????F?TTT?????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r577-smll-171734920500155.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MedleyA-PT-20, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r577-smll-171734920500155
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 4.8K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 46K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 8.0K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 130K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MedleyA-PT-20-LTLCardinality-00
FORMULA_NAME MedleyA-PT-20-LTLCardinality-01
FORMULA_NAME MedleyA-PT-20-LTLCardinality-02
FORMULA_NAME MedleyA-PT-20-LTLCardinality-03
FORMULA_NAME MedleyA-PT-20-LTLCardinality-04
FORMULA_NAME MedleyA-PT-20-LTLCardinality-05
FORMULA_NAME MedleyA-PT-20-LTLCardinality-06
FORMULA_NAME MedleyA-PT-20-LTLCardinality-07
FORMULA_NAME MedleyA-PT-20-LTLCardinality-08
FORMULA_NAME MedleyA-PT-20-LTLCardinality-09
FORMULA_NAME MedleyA-PT-20-LTLCardinality-10
FORMULA_NAME MedleyA-PT-20-LTLCardinality-11
FORMULA_NAME MedleyA-PT-20-LTLCardinality-12
FORMULA_NAME MedleyA-PT-20-LTLCardinality-13
FORMULA_NAME MedleyA-PT-20-LTLCardinality-14
FORMULA_NAME MedleyA-PT-20-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717407924030
FORMULA MedleyA-PT-20-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-20-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-20-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-20-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-20-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-20-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 0 MedleyA-PT-20-LTLCardinality-00
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 0 MedleyA-PT-20-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 0 MedleyA-PT-20-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for MedleyA-PT-20-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for MedleyA-PT-20-LTLCardinality-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for MedleyA-PT-20-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for MedleyA-PT-20-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 MedleyA-PT-20-LTLCardinality-09
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for MedleyA-PT-20-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 MedleyA-PT-20-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for MedleyA-PT-20-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for MedleyA-PT-20-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 MedleyA-PT-20-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for MedleyA-PT-20-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 MedleyA-PT-20-LTLCardinality-08
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 12 MedleyA-PT-20-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for MedleyA-PT-20-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 MedleyA-PT-20-LTLCardinality-15
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for MedleyA-PT-20-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 110
[[35mlola[0m][I] fired transitions : 142
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 MedleyA-PT-20-LTLCardinality-14
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for MedleyA-PT-20-LTLCardinality-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 4/358 5/2000 MedleyA-PT-20-LTLCardinality-14 649093 m, 129818 m/sec, 2190952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 9/358 9/2000 MedleyA-PT-20-LTLCardinality-14 1249113 m, 120004 m/sec, 4326869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 14/358 13/2000 MedleyA-PT-20-LTLCardinality-14 1854511 m, 121079 m/sec, 6358458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 19/358 18/2000 MedleyA-PT-20-LTLCardinality-14 2528241 m, 134746 m/sec, 8899216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 24/358 23/2000 MedleyA-PT-20-LTLCardinality-14 3185441 m, 131440 m/sec, 11331127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 29/358 26/2000 MedleyA-PT-20-LTLCardinality-14 3720628 m, 107037 m/sec, 13700282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 34/358 31/2000 MedleyA-PT-20-LTLCardinality-14 4364220 m, 128718 m/sec, 15999527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 39/358 34/2000 MedleyA-PT-20-LTLCardinality-14 4836215 m, 94399 m/sec, 18308977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 44/358 38/2000 MedleyA-PT-20-LTLCardinality-14 5391604 m, 111077 m/sec, 20676505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 49/358 41/2000 MedleyA-PT-20-LTLCardinality-14 5925581 m, 106795 m/sec, 23045451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 54/358 45/2000 MedleyA-PT-20-LTLCardinality-14 6504113 m, 115706 m/sec, 25348026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 59/358 50/2000 MedleyA-PT-20-LTLCardinality-14 7117838 m, 122745 m/sec, 27569786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 64/358 53/2000 MedleyA-PT-20-LTLCardinality-14 7617096 m, 99851 m/sec, 29776507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 69/358 56/2000 MedleyA-PT-20-LTLCardinality-14 8110689 m, 98718 m/sec, 31789170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 74/358 60/2000 MedleyA-PT-20-LTLCardinality-14 8702891 m, 118440 m/sec, 33863231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 79/358 64/2000 MedleyA-PT-20-LTLCardinality-14 9222750 m, 103971 m/sec, 35823653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 84/358 68/2000 MedleyA-PT-20-LTLCardinality-14 9775539 m, 110557 m/sec, 37947162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 89/358 71/2000 MedleyA-PT-20-LTLCardinality-14 10220313 m, 88954 m/sec, 40245873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 94/358 74/2000 MedleyA-PT-20-LTLCardinality-14 10683437 m, 92624 m/sec, 42511837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 99/358 78/2000 MedleyA-PT-20-LTLCardinality-14 11217316 m, 106775 m/sec, 44703838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 104/358 81/2000 MedleyA-PT-20-LTLCardinality-14 11769675 m, 110471 m/sec, 46943739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 109/358 85/2000 MedleyA-PT-20-LTLCardinality-14 12253823 m, 96829 m/sec, 49004687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 114/358 88/2000 MedleyA-PT-20-LTLCardinality-14 12734826 m, 96200 m/sec, 51321130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 119/358 92/2000 MedleyA-PT-20-LTLCardinality-14 13263687 m, 105772 m/sec, 53423460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 124/358 96/2000 MedleyA-PT-20-LTLCardinality-14 13861422 m, 119547 m/sec, 55534096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 129/358 100/2000 MedleyA-PT-20-LTLCardinality-14 14454548 m, 118625 m/sec, 57585717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 134/358 104/2000 MedleyA-PT-20-LTLCardinality-14 15074342 m, 123958 m/sec, 59663044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 139/358 108/2000 MedleyA-PT-20-LTLCardinality-14 15695765 m, 124284 m/sec, 61801719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 144/358 112/2000 MedleyA-PT-20-LTLCardinality-14 16219720 m, 104791 m/sec, 63879619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 149/358 116/2000 MedleyA-PT-20-LTLCardinality-14 16818517 m, 119759 m/sec, 65896502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 154/358 120/2000 MedleyA-PT-20-LTLCardinality-14 17370717 m, 110440 m/sec, 67837915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 159/358 124/2000 MedleyA-PT-20-LTLCardinality-14 17914736 m, 108803 m/sec, 69789989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 164/358 127/2000 MedleyA-PT-20-LTLCardinality-14 18447376 m, 106528 m/sec, 71758447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 169/358 131/2000 MedleyA-PT-20-LTLCardinality-14 18962124 m, 102949 m/sec, 73694098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 174/358 134/2000 MedleyA-PT-20-LTLCardinality-14 19460969 m, 99769 m/sec, 75590746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 179/358 138/2000 MedleyA-PT-20-LTLCardinality-14 19932640 m, 94334 m/sec, 77467627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 184/358 141/2000 MedleyA-PT-20-LTLCardinality-14 20375596 m, 88591 m/sec, 79340580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 189/358 146/2000 MedleyA-PT-20-LTLCardinality-14 21139746 m, 152830 m/sec, 81530197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 194/358 151/2000 MedleyA-PT-20-LTLCardinality-14 21803871 m, 132825 m/sec, 83593452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 199/358 154/2000 MedleyA-PT-20-LTLCardinality-14 22355992 m, 110424 m/sec, 85532257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 204/358 158/2000 MedleyA-PT-20-LTLCardinality-14 22839737 m, 96749 m/sec, 87468972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 209/358 161/2000 MedleyA-PT-20-LTLCardinality-14 23280983 m, 88249 m/sec, 89430210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 214/358 164/2000 MedleyA-PT-20-LTLCardinality-14 23712980 m, 86399 m/sec, 91384456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 219/358 167/2000 MedleyA-PT-20-LTLCardinality-14 24206501 m, 98704 m/sec, 93305788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 224/358 171/2000 MedleyA-PT-20-LTLCardinality-14 24751570 m, 109013 m/sec, 95215874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 229/358 175/2000 MedleyA-PT-20-LTLCardinality-14 25322418 m, 114169 m/sec, 97143790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 234/358 179/2000 MedleyA-PT-20-LTLCardinality-14 25878268 m, 111170 m/sec, 99004730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 239/358 183/2000 MedleyA-PT-20-LTLCardinality-14 26438800 m, 112106 m/sec, 100874861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 245/358 186/2000 MedleyA-PT-20-LTLCardinality-14 26960416 m, 104323 m/sec, 102632285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 250/358 190/2000 MedleyA-PT-20-LTLCardinality-14 27489799 m, 105876 m/sec, 104441006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 255/358 194/2000 MedleyA-PT-20-LTLCardinality-14 28008856 m, 103811 m/sec, 106246602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 260/358 197/2000 MedleyA-PT-20-LTLCardinality-14 28511910 m, 100610 m/sec, 108028481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 265/358 200/2000 MedleyA-PT-20-LTLCardinality-14 29017134 m, 101044 m/sec, 109835911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 270/358 204/2000 MedleyA-PT-20-LTLCardinality-14 29514863 m, 99545 m/sec, 111631406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 275/358 207/2000 MedleyA-PT-20-LTLCardinality-14 30011323 m, 99292 m/sec, 113442130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 280/358 211/2000 MedleyA-PT-20-LTLCardinality-14 30494170 m, 96569 m/sec, 115250871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 285/358 214/2000 MedleyA-PT-20-LTLCardinality-14 30972661 m, 95698 m/sec, 117041573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 290/358 217/2000 MedleyA-PT-20-LTLCardinality-14 31449071 m, 95282 m/sec, 118827477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 295/358 220/2000 MedleyA-PT-20-LTLCardinality-14 31861779 m, 82541 m/sec, 120407396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 300/358 223/2000 MedleyA-PT-20-LTLCardinality-14 32258793 m, 79402 m/sec, 121926352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 305/358 226/2000 MedleyA-PT-20-LTLCardinality-14 32652674 m, 78776 m/sec, 123452516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 310/358 228/2000 MedleyA-PT-20-LTLCardinality-14 33046335 m, 78732 m/sec, 124973065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 315/358 231/2000 MedleyA-PT-20-LTLCardinality-14 33439354 m, 78603 m/sec, 126487287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 320/358 234/2000 MedleyA-PT-20-LTLCardinality-14 33823635 m, 76856 m/sec, 127969064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 325/358 236/2000 MedleyA-PT-20-LTLCardinality-14 34222333 m, 79739 m/sec, 129476822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 330/358 239/2000 MedleyA-PT-20-LTLCardinality-14 34600342 m, 75601 m/sec, 130971146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 335/358 243/2000 MedleyA-PT-20-LTLCardinality-14 35216508 m, 123233 m/sec, 133073137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 340/358 247/2000 MedleyA-PT-20-LTLCardinality-14 35801605 m, 117019 m/sec, 135214704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 345/358 252/2000 MedleyA-PT-20-LTLCardinality-14 36409682 m, 121615 m/sec, 137306495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 350/358 256/2000 MedleyA-PT-20-LTLCardinality-14 36953581 m, 108779 m/sec, 139354878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 355/358 258/2000 MedleyA-PT-20-LTLCardinality-14 37390227 m, 87329 m/sec, 141498285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for MedleyA-PT-20-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MedleyA-PT-20-LTLCardinality-13
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 MedleyA-PT-20-LTLCardinality-14
[[35mlola[0m][I] time limit : 3227 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for MedleyA-PT-20-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/358 5/5 MedleyA-PT-20-LTLCardinality-14 592864 m, -7359472 m/sec, 1995340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for MedleyA-PT-20-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 MedleyA-PT-20-LTLCardinality-11
[[35mlola[0m][I] time limit : 402 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for MedleyA-PT-20-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 MedleyA-PT-20-LTLCardinality-10
[[35mlola[0m][I] time limit : 459 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/459 5/2000 MedleyA-PT-20-LTLCardinality-10 673180 m, 134636 m/sec, 2274343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 10/459 9/2000 MedleyA-PT-20-LTLCardinality-10 1297702 m, 124904 m/sec, 4509102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 15/459 14/2000 MedleyA-PT-20-LTLCardinality-10 1995923 m, 139644 m/sec, 6844910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 20/459 19/2000 MedleyA-PT-20-LTLCardinality-10 2658652 m, 132545 m/sec, 9174687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 25/459 24/2000 MedleyA-PT-20-LTLCardinality-10 3355460 m, 139361 m/sec, 11636994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 30/459 28/2000 MedleyA-PT-20-LTLCardinality-10 3991352 m, 127178 m/sec, 14047229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 35/459 33/2000 MedleyA-PT-20-LTLCardinality-10 4604505 m, 122630 m/sec, 16368032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 40/459 37/2000 MedleyA-PT-20-LTLCardinality-10 5235216 m, 126142 m/sec, 18563236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 45/459 42/2000 MedleyA-PT-20-LTLCardinality-10 5909002 m, 134757 m/sec, 20926755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 50/459 46/2000 MedleyA-PT-20-LTLCardinality-10 6529396 m, 124078 m/sec, 23321639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 55/459 50/2000 MedleyA-PT-20-LTLCardinality-10 7101343 m, 114389 m/sec, 25446424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 60/459 54/2000 MedleyA-PT-20-LTLCardinality-10 7668260 m, 113383 m/sec, 27668513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 65/459 57/2000 MedleyA-PT-20-LTLCardinality-10 8209756 m, 108299 m/sec, 29774203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 70/459 62/2000 MedleyA-PT-20-LTLCardinality-10 8840203 m, 126089 m/sec, 31938071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 75/459 65/2000 MedleyA-PT-20-LTLCardinality-10 9371689 m, 106297 m/sec, 33933697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 80/459 69/2000 MedleyA-PT-20-LTLCardinality-10 9891632 m, 103988 m/sec, 35983054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 85/459 73/2000 MedleyA-PT-20-LTLCardinality-10 10460658 m, 113805 m/sec, 38133750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 90/459 77/2000 MedleyA-PT-20-LTLCardinality-10 11060526 m, 119973 m/sec, 40300470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 95/459 81/2000 MedleyA-PT-20-LTLCardinality-10 11664567 m, 120808 m/sec, 42452580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 100/459 85/2000 MedleyA-PT-20-LTLCardinality-10 12217404 m, 110567 m/sec, 44554576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 105/459 89/2000 MedleyA-PT-20-LTLCardinality-10 12876353 m, 131789 m/sec, 46754859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 110/459 93/2000 MedleyA-PT-20-LTLCardinality-10 13420133 m, 108756 m/sec, 48778717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 115/459 97/2000 MedleyA-PT-20-LTLCardinality-10 13992710 m, 114515 m/sec, 50829988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 120/459 101/2000 MedleyA-PT-20-LTLCardinality-10 14565891 m, 114636 m/sec, 52873519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 125/459 106/2000 MedleyA-PT-20-LTLCardinality-10 15241354 m, 135092 m/sec, 55163643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 130/459 110/2000 MedleyA-PT-20-LTLCardinality-10 15866667 m, 125062 m/sec, 57385021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 135/459 115/2000 MedleyA-PT-20-LTLCardinality-10 16527332 m, 132133 m/sec, 59669470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 140/459 119/2000 MedleyA-PT-20-LTLCardinality-10 17095001 m, 113533 m/sec, 61867021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 145/459 122/2000 MedleyA-PT-20-LTLCardinality-10 17642873 m, 109574 m/sec, 63943495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 150/459 126/2000 MedleyA-PT-20-LTLCardinality-10 18216401 m, 114705 m/sec, 66090296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 155/459 130/2000 MedleyA-PT-20-LTLCardinality-10 18719958 m, 100711 m/sec, 68085373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 160/459 133/2000 MedleyA-PT-20-LTLCardinality-10 19284503 m, 112909 m/sec, 70243625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 165/459 138/2000 MedleyA-PT-20-LTLCardinality-10 19889742 m, 121047 m/sec, 72331161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 170/459 142/2000 MedleyA-PT-20-LTLCardinality-10 20446042 m, 111260 m/sec, 74306885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 175/459 146/2000 MedleyA-PT-20-LTLCardinality-10 21119517 m, 134695 m/sec, 76400542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 180/459 150/2000 MedleyA-PT-20-LTLCardinality-10 21629864 m, 102069 m/sec, 78399387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 185/459 154/2000 MedleyA-PT-20-LTLCardinality-10 22183699 m, 110767 m/sec, 80360168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 190/459 158/2000 MedleyA-PT-20-LTLCardinality-10 22761987 m, 115657 m/sec, 82267967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 195/459 161/2000 MedleyA-PT-20-LTLCardinality-10 23299189 m, 107440 m/sec, 84130620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 200/459 165/2000 MedleyA-PT-20-LTLCardinality-10 23822227 m, 104607 m/sec, 86003376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 205/459 168/2000 MedleyA-PT-20-LTLCardinality-10 24328756 m, 101305 m/sec, 87846195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 210/459 172/2000 MedleyA-PT-20-LTLCardinality-10 24811918 m, 96632 m/sec, 89638603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 215/459 175/2000 MedleyA-PT-20-LTLCardinality-10 25272230 m, 92062 m/sec, 91403295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 220/459 178/2000 MedleyA-PT-20-LTLCardinality-10 25712612 m, 88076 m/sec, 93161422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 225/459 181/2000 MedleyA-PT-20-LTLCardinality-10 26121680 m, 81813 m/sec, 94883670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 230/459 183/2000 MedleyA-PT-20-LTLCardinality-10 26518811 m, 79426 m/sec, 96601811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 235/459 186/2000 MedleyA-PT-20-LTLCardinality-10 26910207 m, 78279 m/sec, 98304753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 240/459 189/2000 MedleyA-PT-20-LTLCardinality-10 27281091 m, 74176 m/sec, 99664892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 245/459 192/2000 MedleyA-PT-20-LTLCardinality-10 27818540 m, 107489 m/sec, 101739483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 250/459 196/2000 MedleyA-PT-20-LTLCardinality-10 28364689 m, 109229 m/sec, 103826514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 255/459 200/2000 MedleyA-PT-20-LTLCardinality-10 28918831 m, 110828 m/sec, 105957896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 260/459 204/2000 MedleyA-PT-20-LTLCardinality-10 29456506 m, 107535 m/sec, 107887287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 265/459 206/2000 MedleyA-PT-20-LTLCardinality-10 29854695 m, 79637 m/sec, 109242181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 270/459 210/2000 MedleyA-PT-20-LTLCardinality-10 30396699 m, 108400 m/sec, 111279747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 275/459 215/2000 MedleyA-PT-20-LTLCardinality-10 31029619 m, 126584 m/sec, 113491342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 280/459 219/2000 MedleyA-PT-20-LTLCardinality-10 31596435 m, 113363 m/sec, 115488192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 285/459 223/2000 MedleyA-PT-20-LTLCardinality-10 32244424 m, 129597 m/sec, 117566780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 290/459 227/2000 MedleyA-PT-20-LTLCardinality-10 32789601 m, 109035 m/sec, 119588642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 295/459 230/2000 MedleyA-PT-20-LTLCardinality-10 33309060 m, 103891 m/sec, 121576261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 300/459 234/2000 MedleyA-PT-20-LTLCardinality-10 33881937 m, 114575 m/sec, 123508599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 305/459 238/2000 MedleyA-PT-20-LTLCardinality-10 34411477 m, 105908 m/sec, 125374445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 310/459 242/2000 MedleyA-PT-20-LTLCardinality-10 34933336 m, 104371 m/sec, 127249529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 315/459 245/2000 MedleyA-PT-20-LTLCardinality-10 35434066 m, 100146 m/sec, 129104743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 320/459 248/2000 MedleyA-PT-20-LTLCardinality-10 35917350 m, 96656 m/sec, 130922168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 325/459 252/2000 MedleyA-PT-20-LTLCardinality-10 36390900 m, 94710 m/sec, 132711859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 330/459 255/2000 MedleyA-PT-20-LTLCardinality-10 36834492 m, 88718 m/sec, 134461798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 335/459 258/2000 MedleyA-PT-20-LTLCardinality-10 37250499 m, 83201 m/sec, 136202239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 340/459 262/2000 MedleyA-PT-20-LTLCardinality-10 37896452 m, 129190 m/sec, 138235301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 345/459 267/2000 MedleyA-PT-20-LTLCardinality-10 38601914 m, 141092 m/sec, 140324505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 350/459 271/2000 MedleyA-PT-20-LTLCardinality-10 39165214 m, 112660 m/sec, 142232836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 355/459 274/2000 MedleyA-PT-20-LTLCardinality-10 39662648 m, 99486 m/sec, 144117112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 360/459 277/2000 MedleyA-PT-20-LTLCardinality-10 40098093 m, 87089 m/sec, 145991797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 365/459 280/2000 MedleyA-PT-20-LTLCardinality-10 40514550 m, 83291 m/sec, 147894046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 370/459 283/2000 MedleyA-PT-20-LTLCardinality-10 40960839 m, 89257 m/sec, 149777315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 375/459 287/2000 MedleyA-PT-20-LTLCardinality-10 41473244 m, 102481 m/sec, 151650565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 380/459 291/2000 MedleyA-PT-20-LTLCardinality-10 42023132 m, 109977 m/sec, 153535030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 385/459 295/2000 MedleyA-PT-20-LTLCardinality-10 42589451 m, 113263 m/sec, 155422876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 390/459 298/2000 MedleyA-PT-20-LTLCardinality-10 43131679 m, 108445 m/sec, 157244484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 395/459 302/2000 MedleyA-PT-20-LTLCardinality-10 43675624 m, 108789 m/sec, 159060580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 400/459 306/2000 MedleyA-PT-20-LTLCardinality-10 44204109 m, 105697 m/sec, 160849526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 405/459 309/2000 MedleyA-PT-20-LTLCardinality-10 44717294 m, 102637 m/sec, 162619588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 410/459 313/2000 MedleyA-PT-20-LTLCardinality-10 45217163 m, 99973 m/sec, 164376312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 415/459 316/2000 MedleyA-PT-20-LTLCardinality-10 45709424 m, 98452 m/sec, 166123112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 420/459 319/2000 MedleyA-PT-20-LTLCardinality-10 46205652 m, 99245 m/sec, 167888805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 425/459 323/2000 MedleyA-PT-20-LTLCardinality-10 46682390 m, 95347 m/sec, 169637442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 430/459 326/2000 MedleyA-PT-20-LTLCardinality-10 47164524 m, 96426 m/sec, 171411922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 435/459 329/2000 MedleyA-PT-20-LTLCardinality-10 47639347 m, 94964 m/sec, 173187188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 440/459 333/2000 MedleyA-PT-20-LTLCardinality-10 48101650 m, 92460 m/sec, 174925012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 445/459 336/2000 MedleyA-PT-20-LTLCardinality-10 48565505 m, 92771 m/sec, 176660256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 450/459 339/2000 MedleyA-PT-20-LTLCardinality-10 49015557 m, 90010 m/sec, 178386647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 455/459 342/2000 MedleyA-PT-20-LTLCardinality-10 49461994 m, 89287 m/sec, 180104538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 31 (type EXCL) for MedleyA-PT-20-LTLCardinality-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 MedleyA-PT-20-LTLCardinality-03
[[35mlola[0m][I] time limit : 459 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 MedleyA-PT-20-LTLCardinality-10
[[35mlola[0m][I] time limit : 2757 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for MedleyA-PT-20-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/459 5/5 MedleyA-PT-20-LTLCardinality-10 716893 m, -9749020 m/sec, 2425485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 31 (type EXCL) for MedleyA-PT-20-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MedleyA-PT-20-LTLCardinality-01
[[35mlola[0m][I] time limit : 549 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MedleyA-PT-20-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10068
[[35mlola[0m][I] fired transitions : 23982
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 12 MedleyA-PT-20-LTLCardinality-04
[[35mlola[0m][I] time limit : 686 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for MedleyA-PT-20-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 MedleyA-PT-20-LTLCardinality-06
[[35mlola[0m][I] time limit : 915 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for MedleyA-PT-20-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 MedleyA-PT-20-LTLCardinality-02
[[35mlola[0m][I] time limit : 1373 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for MedleyA-PT-20-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2447
[[35mlola[0m][I] fired transitions : 3967
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 MedleyA-PT-20-LTLCardinality-12
[[35mlola[0m][I] time limit : 2747 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for MedleyA-PT-20-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2208 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2213 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2218 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2223 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2228 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2233 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2238 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2243 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2248 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-20-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-20-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-20-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MedleyA-PT-20"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MedleyA-PT-20, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r577-smll-171734920500155"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MedleyA-PT-20.tgz
mv MedleyA-PT-20 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;