About the Execution of LoLA for MedleyA-PT-13
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1447.268 | 179614.00 | 180527.00 | 736.80 | FFTFFTFTTFTTTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r577-smll-171734920400098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MedleyA-PT-13, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r577-smll-171734920400098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 444K
-rw-r--r-- 1 mcc users 6.3K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 44K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 39K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-00
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-01
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-02
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-03
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-04
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-05
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-06
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-07
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-08
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-09
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-10
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-11
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-12
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-13
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-14
FORMULA_NAME MedleyA-PT-13-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717383691428
FORMULA MedleyA-PT-13-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-13-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-02: DISJ true DISJ[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 179 secs. Pages in use: 32
BK_STOP 1717383871042
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 MedleyA-PT-13-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1046
[[35mlola[0m][I] fired transitions : 2020
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 MedleyA-PT-13-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 10 MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 10 MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 346
[[35mlola[0m][I] fired transitions : 592
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 10 MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for MedleyA-PT-13-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 MedleyA-PT-13-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 667
[[35mlola[0m][I] fired transitions : 1722
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 MedleyA-PT-13-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 87
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 56 MedleyA-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 56 MedleyA-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for MedleyA-PT-13-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 MedleyA-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 40 MedleyA-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 40 MedleyA-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for MedleyA-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for MedleyA-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for MedleyA-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 5/256 3/2000 MedleyA-PT-13-CTLFireability-2024-15 560187 m, 112037 m/sec, 4032618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 598074
[[35mlola[0m][I] fired transitions : 4379051
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 MedleyA-PT-13-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 1260
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 MedleyA-PT-13-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 5/299 3/2000 MedleyA-PT-13-CTLFireability-2024-13 669780 m, 133956 m/sec, 4035020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 10/299 6/2000 MedleyA-PT-13-CTLFireability-2024-13 1255658 m, 117175 m/sec, 8072192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 15/299 8/2000 MedleyA-PT-13-CTLFireability-2024-13 1822107 m, 113289 m/sec, 12258719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 20/299 11/2000 MedleyA-PT-13-CTLFireability-2024-13 2428518 m, 121282 m/sec, 16196246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 25/299 13/2000 MedleyA-PT-13-CTLFireability-2024-13 2973299 m, 108956 m/sec, 19858275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 30/299 15/2000 MedleyA-PT-13-CTLFireability-2024-13 3501190 m, 105578 m/sec, 23535094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 35/299 18/2000 MedleyA-PT-13-CTLFireability-2024-13 3997279 m, 99217 m/sec, 27142918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 40/299 19/2000 MedleyA-PT-13-CTLFireability-2024-13 4457099 m, 91964 m/sec, 30744952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 45/299 21/2000 MedleyA-PT-13-CTLFireability-2024-13 4898921 m, 88364 m/sec, 34317017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-08: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 50/299 24/2000 MedleyA-PT-13-CTLFireability-2024-13 5523939 m, 125003 m/sec, 38181302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6104716
[[35mlola[0m][I] fired transitions : 41893473
[[35mlola[0m][I] time used : 54
[[35mlola[0m][I] memory pages used : 26
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 MedleyA-PT-13-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 321 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 64
[[35mlola[0m][I] fired transitions : 121
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 MedleyA-PT-13-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 MedleyA-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 393 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 150
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 MedleyA-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 442 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 608
[[35mlola[0m][I] fired transitions : 1789
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 MedleyA-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 1/589 1/2000 MedleyA-PT-13-CTLFireability-2024-06 29247 m, 5849 m/sec, 151299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 6/589 3/2000 MedleyA-PT-13-CTLFireability-2024-06 636267 m, 121404 m/sec, 4480274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 11/589 6/2000 MedleyA-PT-13-CTLFireability-2024-06 1221933 m, 117133 m/sec, 8973873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 16/589 8/2000 MedleyA-PT-13-CTLFireability-2024-06 1770016 m, 109616 m/sec, 13535322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 21/589 10/2000 MedleyA-PT-13-CTLFireability-2024-06 2341944 m, 114385 m/sec, 17814080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 26/589 13/2000 MedleyA-PT-13-CTLFireability-2024-06 2883575 m, 108326 m/sec, 21967706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 31/589 15/2000 MedleyA-PT-13-CTLFireability-2024-06 3393852 m, 102055 m/sec, 25974343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 36/589 17/2000 MedleyA-PT-13-CTLFireability-2024-06 3874137 m, 96057 m/sec, 29929984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 41/589 19/2000 MedleyA-PT-13-CTLFireability-2024-06 4326707 m, 90514 m/sec, 33822275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 46/589 21/2000 MedleyA-PT-13-CTLFireability-2024-06 4739549 m, 82568 m/sec, 37600851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 51/589 23/2000 MedleyA-PT-13-CTLFireability-2024-06 5258240 m, 103738 m/sec, 41616323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5274051
[[35mlola[0m][I] fired transitions : 41770101
[[35mlola[0m][I] time used : 51
[[35mlola[0m][I] memory pages used : 23
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 MedleyA-PT-13-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 697 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3354
[[35mlola[0m][I] fired transitions : 6542
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 MedleyA-PT-13-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 871 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 5/871 3/2000 MedleyA-PT-13-CTLFireability-2024-00 588273 m, 117654 m/sec, 4141373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 10/871 6/2000 MedleyA-PT-13-CTLFireability-2024-00 1241023 m, 130550 m/sec, 8289917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 15/871 8/2000 MedleyA-PT-13-CTLFireability-2024-00 1872530 m, 126301 m/sec, 12393542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 20/871 11/2000 MedleyA-PT-13-CTLFireability-2024-00 2435222 m, 112538 m/sec, 16268671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 25/871 13/2000 MedleyA-PT-13-CTLFireability-2024-00 2970353 m, 107026 m/sec, 20322385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 30/871 15/2000 MedleyA-PT-13-CTLFireability-2024-00 3483835 m, 102696 m/sec, 24252669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 35/871 18/2000 MedleyA-PT-13-CTLFireability-2024-00 4001995 m, 103632 m/sec, 28036592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 40/871 20/2000 MedleyA-PT-13-CTLFireability-2024-00 4515191 m, 102639 m/sec, 31756496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 45/871 22/2000 MedleyA-PT-13-CTLFireability-2024-00 4986666 m, 94295 m/sec, 35258443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 50/871 24/2000 MedleyA-PT-13-CTLFireability-2024-00 5419772 m, 86621 m/sec, 38850432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 55/871 26/2000 MedleyA-PT-13-CTLFireability-2024-00 6062714 m, 128588 m/sec, 43032455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 60/871 29/2000 MedleyA-PT-13-CTLFireability-2024-00 6622523 m, 111961 m/sec, 46831780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-13-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-00: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-13-CTLFireability-2024-02: DISJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 CTL EXCL 65/871 31/2000 MedleyA-PT-13-CTLFireability-2024-00 7170453 m, 109586 m/sec, 50564555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7401152
[[35mlola[0m][I] fired transitions : 52116406
[[35mlola[0m][I] time used : 66
[[35mlola[0m][I] memory pages used : 32
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 10 MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1140 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 86 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4200
[[35mlola[0m][I] fired transitions : 7549
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 10 MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1710 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 MedleyA-PT-13-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 3421 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for MedleyA-PT-13-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MedleyA-PT-13"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MedleyA-PT-13, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r577-smll-171734920400098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MedleyA-PT-13.tgz
mv MedleyA-PT-13 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;