Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r577-smll-171734920400076.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MedleyA-PT-10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r577-smll-171734920400076
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 6.8K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 9.9K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 107K Jun 2 16:33 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MedleyA-PT-10-LTLFireability-00
FORMULA_NAME MedleyA-PT-10-LTLFireability-01
FORMULA_NAME MedleyA-PT-10-LTLFireability-02
FORMULA_NAME MedleyA-PT-10-LTLFireability-03
FORMULA_NAME MedleyA-PT-10-LTLFireability-04
FORMULA_NAME MedleyA-PT-10-LTLFireability-05
FORMULA_NAME MedleyA-PT-10-LTLFireability-06
FORMULA_NAME MedleyA-PT-10-LTLFireability-07
FORMULA_NAME MedleyA-PT-10-LTLFireability-08
FORMULA_NAME MedleyA-PT-10-LTLFireability-09
FORMULA_NAME MedleyA-PT-10-LTLFireability-10
FORMULA_NAME MedleyA-PT-10-LTLFireability-11
FORMULA_NAME MedleyA-PT-10-LTLFireability-12
FORMULA_NAME MedleyA-PT-10-LTLFireability-13
FORMULA_NAME MedleyA-PT-10-LTLFireability-14
FORMULA_NAME MedleyA-PT-10-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717374462478

FORMULA MedleyA-PT-10-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-10-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[lola] FINAL RESULTS
[lola]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola] MedleyA-PT-10-LTLFireability-00: LTL true LTL model checker
[lola] MedleyA-PT-10-LTLFireability-01: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-02: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-03: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-04: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-05: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-06: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-07: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-08: LTL true LTL model checker
[lola] MedleyA-PT-10-LTLFireability-09: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-10: LTL true LTL model checker
[lola] MedleyA-PT-10-LTLFireability-11: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-12: LTL true LTL model checker
[lola] MedleyA-PT-10-LTLFireability-13: LTL false LTL model checker
[lola] MedleyA-PT-10-LTLFireability-14: AG false findpath
[lola] MedleyA-PT-10-LTLFireability-15: LTL false LTL model checker
[lola]
[lola] Time elapsed: 12 secs. Pages in use: 9

BK_STOP 1717374474988

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLFireability.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 7 (type EXCL) for 6 MedleyA-PT-10-LTLFireability-02
[lola][I] time limit : 156 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 49 (type FNDP) for 42 MedleyA-PT-10-LTLFireability-14
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 50 (type EQUN) for 42 MedleyA-PT-10-LTLFireability-14
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 49 (type FNDP) for MedleyA-PT-10-LTLFireability-14
[lola][I] result : true
[lola][I] tried executions : 437
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 50 (type EQUN) for MedleyA-PT-10-LTLFireability-14 (obsolete)
[lola][I] FINISHED task # 50 (type EQUN) for MedleyA-PT-10-LTLFireability-14
[lola][I] result : unknown
[lola][I] FINISHED task # 7 (type EXCL) for MedleyA-PT-10-LTLFireability-02
[lola][I] result : false
[lola][I] markings : 166952
[lola][I] fired transitions : 328241
[lola][I] time used : 1
[lola][I] memory pages used : 2
[lola][I] LAUNCH task # 46 (type EXCL) for 45 MedleyA-PT-10-LTLFireability-15
[lola][I] time limit : 257 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 46 (type EXCL) for MedleyA-PT-10-LTLFireability-15
[lola][I] result : false
[lola][I] markings : 30
[lola][I] fired transitions : 30
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 40 (type EXCL) for 39 MedleyA-PT-10-LTLFireability-13
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 40 (type EXCL) for MedleyA-PT-10-LTLFireability-13
[lola][I] result : false
[lola][I] markings : 373534
[lola][I] fired transitions : 1885626
[lola][I] time used : 2
[lola][I] memory pages used : 3
[lola][I] LAUNCH task # 37 (type EXCL) for 36 MedleyA-PT-10-LTLFireability-12
[lola][I] time limit : 299 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 37 (type EXCL) for MedleyA-PT-10-LTLFireability-12
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 34 (type EXCL) for 33 MedleyA-PT-10-LTLFireability-11
[lola][I] time limit : 326 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MedleyA-PT-10-LTLFireability-02: LTL false LTL model checker
[lola][.] MedleyA-PT-10-LTLFireability-12: LTL true LTL model checker
[lola][.] MedleyA-PT-10-LTLFireability-13: LTL false LTL model checker
[lola][.] MedleyA-PT-10-LTLFireability-14: AG false findpath
[lola][.] MedleyA-PT-10-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MedleyA-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 34 LTL EXCL 2/326 2/2000 MedleyA-PT-10-LTLFireability-11 260336 m, 52067 m/sec, 1252378 t fired, .
[lola][.]
[lola][.] Time elapsed: 6 secs. Pages in use: 3
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MedleyA-PT-10-LTLFireability-02: LTL false LTL model checker
[lola][.] MedleyA-PT-10-LTLFireability-12: LTL true LTL model checker
[lola][.] MedleyA-PT-10-LTLFireability-13: LTL false LTL model checker
[lola][.] MedleyA-PT-10-LTLFireability-14: AG false findpath
[lola][.] MedleyA-PT-10-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MedleyA-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] MedleyA-PT-10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 34 LTL EXCL 7/326 8/2000 MedleyA-PT-10-LTLFireability-11 1083160 m, 164564 m/sec, 5296850 t fired, .
[lola][.]
[lola][.] Time elapsed: 11 secs. Pages in use: 8
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 34 (type EXCL) for MedleyA-PT-10-LTLFireability-11
[lola][I] result : false
[lola][I] markings : 1349376
[lola][I] fired transitions : 6527185
[lola][I] time used : 8
[lola][I] memory pages used : 9
[lola][I] LAUNCH task # 31 (type EXCL) for 30 MedleyA-PT-10-LTLFireability-10
[lola][I] time limit : 358 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 31 (type EXCL) for MedleyA-PT-10-LTLFireability-10
[lola][I] result : true
[lola][I] markings : 4
[lola][I] fired transitions : 3
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 28 (type EXCL) for 27 MedleyA-PT-10-LTLFireability-09
[lola][I] time limit : 398 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 28 (type EXCL) for MedleyA-PT-10-LTLFireability-09
[lola][I] result : false
[lola][I] markings : 31
[lola][I] fired transitions : 31
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 25 (type EXCL) for 24 MedleyA-PT-10-LTLFireability-08
[lola][I] time limit : 448 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 25 (type EXCL) for MedleyA-PT-10-LTLFireability-08
[lola][I] result : true
[lola][I] markings : 33
[lola][I] fired transitions : 47
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 22 (type EXCL) for 21 MedleyA-PT-10-LTLFireability-07
[lola][I] time limit : 512 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 22 (type EXCL) for MedleyA-PT-10-LTLFireability-07
[lola][I] result : false
[lola][I] markings : 718
[lola][I] fired transitions : 1885
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 1 (type EXCL) for 0 MedleyA-PT-10-LTLFireability-00
[lola][I] time limit : 598 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 1 (type EXCL) for MedleyA-PT-10-LTLFireability-00
[lola][I] result : true
[lola][I] markings : 4
[lola][I] fired transitions : 3
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 13 (type EXCL) for 12 MedleyA-PT-10-LTLFireability-04
[lola][I] time limit : 717 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 13 (type EXCL) for MedleyA-PT-10-LTLFireability-04
[lola][I] result : false
[lola][I] markings : 62
[lola][I] fired transitions : 66
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 19 (type EXCL) for 18 MedleyA-PT-10-LTLFireability-06
[lola][I] time limit : 897 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 19 (type EXCL) for MedleyA-PT-10-LTLFireability-06
[lola][I] result : false
[lola][I] markings : 22
[lola][I] fired transitions : 22
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 4 (type EXCL) for 3 MedleyA-PT-10-LTLFireability-01
[lola][I] time limit : 1196 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 4 (type EXCL) for MedleyA-PT-10-LTLFireability-01
[lola][I] result : false
[lola][I] markings : 22
[lola][I] fired transitions : 22
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 10 (type EXCL) for 9 MedleyA-PT-10-LTLFireability-03
[lola][I] time limit : 1794 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 10 (type EXCL) for MedleyA-PT-10-LTLFireability-03
[lola][I] result : false
[lola][I] markings : 31
[lola][I] fired transitions : 31
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 16 (type EXCL) for 15 MedleyA-PT-10-LTLFireability-05
[lola][I] time limit : 3588 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 16 (type EXCL) for MedleyA-PT-10-LTLFireability-05
[lola][I] result : false
[lola][I] markings : 1379
[lola][I] fired transitions : 3917
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MedleyA-PT-10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MedleyA-PT-10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r577-smll-171734920400076"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MedleyA-PT-10.tgz
mv MedleyA-PT-10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;