About the Execution of LoLA for MedleyA-PT-07
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7499.495 | 3600000.00 | 514508.00 | 12776.40 | ?F?F????F??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r577-smll-171734920300052.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MedleyA-PT-07, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r577-smll-171734920300052
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 6.4K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 82K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MedleyA-PT-07-LTLFireability-00
FORMULA_NAME MedleyA-PT-07-LTLFireability-01
FORMULA_NAME MedleyA-PT-07-LTLFireability-02
FORMULA_NAME MedleyA-PT-07-LTLFireability-03
FORMULA_NAME MedleyA-PT-07-LTLFireability-04
FORMULA_NAME MedleyA-PT-07-LTLFireability-05
FORMULA_NAME MedleyA-PT-07-LTLFireability-06
FORMULA_NAME MedleyA-PT-07-LTLFireability-07
FORMULA_NAME MedleyA-PT-07-LTLFireability-08
FORMULA_NAME MedleyA-PT-07-LTLFireability-09
FORMULA_NAME MedleyA-PT-07-LTLFireability-10
FORMULA_NAME MedleyA-PT-07-LTLFireability-11
FORMULA_NAME MedleyA-PT-07-LTLFireability-12
FORMULA_NAME MedleyA-PT-07-LTLFireability-13
FORMULA_NAME MedleyA-PT-07-LTLFireability-14
FORMULA_NAME MedleyA-PT-07-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717365576733
FORMULA MedleyA-PT-07-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-07-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-07-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 2 transitions removed,2 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 28 MedleyA-PT-07-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for MedleyA-PT-07-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MedleyA-PT-07-LTLFireability-01
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MedleyA-PT-07-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 MedleyA-PT-07-LTLFireability-00
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-06-02 21:59:37] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 9 MedleyA-PT-07-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 9 MedleyA-PT-07-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 12 MedleyA-PT-07-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for MedleyA-PT-07-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for MedleyA-PT-07-LTLFireability-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for MedleyA-PT-07-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for MedleyA-PT-07-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 4/211 5/2000 MedleyA-PT-07-LTLFireability-00 753341 m, 150668 m/sec, 3898995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 9/211 10/2000 MedleyA-PT-07-LTLFireability-00 1439659 m, 137263 m/sec, 7563613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 14/211 14/2000 MedleyA-PT-07-LTLFireability-00 2135122 m, 139092 m/sec, 11601396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 19/211 18/2000 MedleyA-PT-07-LTLFireability-00 2834009 m, 139777 m/sec, 15563469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 24/211 22/2000 MedleyA-PT-07-LTLFireability-00 3463035 m, 125805 m/sec, 19474297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 29/211 27/2000 MedleyA-PT-07-LTLFireability-00 4118822 m, 131157 m/sec, 23506068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 34/211 30/2000 MedleyA-PT-07-LTLFireability-00 4740164 m, 124268 m/sec, 27496194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 39/211 34/2000 MedleyA-PT-07-LTLFireability-00 5307749 m, 113517 m/sec, 31203366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 44/211 37/2000 MedleyA-PT-07-LTLFireability-00 5809886 m, 100427 m/sec, 34619078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 49/211 41/2000 MedleyA-PT-07-LTLFireability-00 6381591 m, 114341 m/sec, 38877854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 54/211 45/2000 MedleyA-PT-07-LTLFireability-00 7112089 m, 146099 m/sec, 42773511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 59/211 49/2000 MedleyA-PT-07-LTLFireability-00 7687294 m, 115041 m/sec, 45984481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 64/211 53/2000 MedleyA-PT-07-LTLFireability-00 8333898 m, 129320 m/sec, 49701738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 69/211 57/2000 MedleyA-PT-07-LTLFireability-00 8921582 m, 117536 m/sec, 53225847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 74/211 61/2000 MedleyA-PT-07-LTLFireability-00 9500848 m, 115853 m/sec, 56870932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 79/211 64/2000 MedleyA-PT-07-LTLFireability-00 10083269 m, 116484 m/sec, 60475426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 84/211 68/2000 MedleyA-PT-07-LTLFireability-00 10611674 m, 105681 m/sec, 64041221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 89/211 71/2000 MedleyA-PT-07-LTLFireability-00 11146185 m, 106902 m/sec, 67621559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 94/211 75/2000 MedleyA-PT-07-LTLFireability-00 11742065 m, 119176 m/sec, 71365545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 99/211 79/2000 MedleyA-PT-07-LTLFireability-00 12392114 m, 130009 m/sec, 75239904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 104/211 83/2000 MedleyA-PT-07-LTLFireability-00 12970768 m, 115730 m/sec, 79114636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 109/211 86/2000 MedleyA-PT-07-LTLFireability-00 13514692 m, 108784 m/sec, 82844096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 114/211 90/2000 MedleyA-PT-07-LTLFireability-00 14137132 m, 124488 m/sec, 86613153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 119/211 93/2000 MedleyA-PT-07-LTLFireability-00 14692069 m, 110987 m/sec, 90427020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 124/211 97/2000 MedleyA-PT-07-LTLFireability-00 15215618 m, 104709 m/sec, 94096441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 129/211 100/2000 MedleyA-PT-07-LTLFireability-00 15725561 m, 101988 m/sec, 97682375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 134/211 103/2000 MedleyA-PT-07-LTLFireability-00 16282952 m, 111478 m/sec, 101373127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 139/211 107/2000 MedleyA-PT-07-LTLFireability-00 16866374 m, 116684 m/sec, 105156592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 144/211 111/2000 MedleyA-PT-07-LTLFireability-00 17423905 m, 111506 m/sec, 108972220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 149/211 114/2000 MedleyA-PT-07-LTLFireability-00 17983945 m, 112008 m/sec, 112824264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 154/211 118/2000 MedleyA-PT-07-LTLFireability-00 18514369 m, 106084 m/sec, 116579419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 159/211 121/2000 MedleyA-PT-07-LTLFireability-00 19029173 m, 102960 m/sec, 120197847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 164/211 124/2000 MedleyA-PT-07-LTLFireability-00 19579659 m, 110097 m/sec, 123800449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 169/211 128/2000 MedleyA-PT-07-LTLFireability-00 20119328 m, 107933 m/sec, 127509356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 174/211 131/2000 MedleyA-PT-07-LTLFireability-00 20692487 m, 114631 m/sec, 131217532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 179/211 135/2000 MedleyA-PT-07-LTLFireability-00 21241984 m, 109899 m/sec, 135026624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 184/211 138/2000 MedleyA-PT-07-LTLFireability-00 21764240 m, 104451 m/sec, 138737324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 189/211 142/2000 MedleyA-PT-07-LTLFireability-00 22321245 m, 111401 m/sec, 142444053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 194/211 145/2000 MedleyA-PT-07-LTLFireability-00 22850361 m, 105823 m/sec, 145991008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 199/211 148/2000 MedleyA-PT-07-LTLFireability-00 23346079 m, 99143 m/sec, 149551064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 204/211 151/2000 MedleyA-PT-07-LTLFireability-00 23836539 m, 98092 m/sec, 153009605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 209/211 154/2000 MedleyA-PT-07-LTLFireability-00 24301392 m, 92970 m/sec, 156404456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for MedleyA-PT-07-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 MedleyA-PT-07-LTLFireability-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 MedleyA-PT-07-LTLFireability-00
[[35mlola[0m][I] time limit : 3385 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for MedleyA-PT-07-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for MedleyA-PT-07-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 MedleyA-PT-07-LTLFireability-14
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for MedleyA-PT-07-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 68539
[[35mlola[0m][I] fired transitions : 451615
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 MedleyA-PT-07-LTLFireability-13
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for MedleyA-PT-07-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 44
[[35mlola[0m][I] fired transitions : 44
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 60 MedleyA-PT-07-LTLFireability-12
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 4/259 5/2000 MedleyA-PT-07-LTLFireability-12 666499 m, 133299 m/sec, 3549082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 9/259 9/2000 MedleyA-PT-07-LTLFireability-12 1355272 m, 137754 m/sec, 7536438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 14/259 13/2000 MedleyA-PT-07-LTLFireability-12 1973033 m, 123552 m/sec, 11376943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 19/259 17/2000 MedleyA-PT-07-LTLFireability-12 2552316 m, 115856 m/sec, 15203085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 24/259 21/2000 MedleyA-PT-07-LTLFireability-12 3199031 m, 129343 m/sec, 19184767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 29/259 26/2000 MedleyA-PT-07-LTLFireability-12 3872770 m, 134747 m/sec, 22971235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 34/259 30/2000 MedleyA-PT-07-LTLFireability-12 4470111 m, 119468 m/sec, 26548005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 39/259 33/2000 MedleyA-PT-07-LTLFireability-12 5019708 m, 109919 m/sec, 30098179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 44/259 37/2000 MedleyA-PT-07-LTLFireability-12 5518548 m, 99768 m/sec, 33573750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 49/259 41/2000 MedleyA-PT-07-LTLFireability-12 6152018 m, 126694 m/sec, 37402940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 54/259 44/2000 MedleyA-PT-07-LTLFireability-12 6699015 m, 109399 m/sec, 41117209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 59/259 48/2000 MedleyA-PT-07-LTLFireability-12 7272343 m, 114665 m/sec, 44813770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 64/259 51/2000 MedleyA-PT-07-LTLFireability-12 7780244 m, 101580 m/sec, 48359992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 69/259 55/2000 MedleyA-PT-07-LTLFireability-12 8340076 m, 111966 m/sec, 52033422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 74/259 59/2000 MedleyA-PT-07-LTLFireability-12 8885668 m, 109118 m/sec, 55783701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 79/259 62/2000 MedleyA-PT-07-LTLFireability-12 9398583 m, 102583 m/sec, 59385221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 84/259 65/2000 MedleyA-PT-07-LTLFireability-12 9926701 m, 105623 m/sec, 62912350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 89/259 69/2000 MedleyA-PT-07-LTLFireability-12 10472650 m, 109189 m/sec, 66571429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 94/259 72/2000 MedleyA-PT-07-LTLFireability-12 10997949 m, 105059 m/sec, 70195337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 99/259 76/2000 MedleyA-PT-07-LTLFireability-12 11501340 m, 100678 m/sec, 73650370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 104/259 79/2000 MedleyA-PT-07-LTLFireability-12 11963968 m, 92525 m/sec, 76983371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 109/259 82/2000 MedleyA-PT-07-LTLFireability-12 12415822 m, 90370 m/sec, 80232713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 114/259 85/2000 MedleyA-PT-07-LTLFireability-12 12911532 m, 99142 m/sec, 83644881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 119/259 88/2000 MedleyA-PT-07-LTLFireability-12 13369767 m, 91647 m/sec, 86976628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 124/259 91/2000 MedleyA-PT-07-LTLFireability-12 13864100 m, 98866 m/sec, 90461371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 129/259 94/2000 MedleyA-PT-07-LTLFireability-12 14333015 m, 93783 m/sec, 93874403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 134/259 97/2000 MedleyA-PT-07-LTLFireability-12 14818436 m, 97084 m/sec, 97336906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 139/259 100/2000 MedleyA-PT-07-LTLFireability-12 15320417 m, 100396 m/sec, 100780543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 144/259 104/2000 MedleyA-PT-07-LTLFireability-12 15857112 m, 107339 m/sec, 104247548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 149/259 107/2000 MedleyA-PT-07-LTLFireability-12 16329351 m, 94447 m/sec, 107564762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 154/259 111/2000 MedleyA-PT-07-LTLFireability-12 16867569 m, 107643 m/sec, 111165674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 159/259 114/2000 MedleyA-PT-07-LTLFireability-12 17338270 m, 94140 m/sec, 114513179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 164/259 117/2000 MedleyA-PT-07-LTLFireability-12 17813709 m, 95087 m/sec, 117911964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 169/259 120/2000 MedleyA-PT-07-LTLFireability-12 18303390 m, 97936 m/sec, 121293493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 174/259 123/2000 MedleyA-PT-07-LTLFireability-12 18790377 m, 97397 m/sec, 124639772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 179/259 126/2000 MedleyA-PT-07-LTLFireability-12 19232093 m, 88343 m/sec, 127841687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 184/259 129/2000 MedleyA-PT-07-LTLFireability-12 19694766 m, 92534 m/sec, 131146349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 189/259 132/2000 MedleyA-PT-07-LTLFireability-12 20178616 m, 96770 m/sec, 134582557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 194/259 135/2000 MedleyA-PT-07-LTLFireability-12 20642716 m, 92820 m/sec, 137908214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 199/259 138/2000 MedleyA-PT-07-LTLFireability-12 21123366 m, 96130 m/sec, 141375381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 204/259 141/2000 MedleyA-PT-07-LTLFireability-12 21611621 m, 97651 m/sec, 144717386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 209/259 144/2000 MedleyA-PT-07-LTLFireability-12 22078772 m, 93430 m/sec, 148081664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 214/259 148/2000 MedleyA-PT-07-LTLFireability-12 22550730 m, 94391 m/sec, 151365180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 219/259 150/2000 MedleyA-PT-07-LTLFireability-12 22999770 m, 89808 m/sec, 154640611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 224/259 153/2000 MedleyA-PT-07-LTLFireability-12 23448795 m, 89805 m/sec, 157905834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 229/259 156/2000 MedleyA-PT-07-LTLFireability-12 23906169 m, 91474 m/sec, 161143331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 234/259 159/2000 MedleyA-PT-07-LTLFireability-12 24355176 m, 89801 m/sec, 164460906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 239/259 163/2000 MedleyA-PT-07-LTLFireability-12 24844381 m, 97841 m/sec, 167811312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 244/259 166/2000 MedleyA-PT-07-LTLFireability-12 25306766 m, 92477 m/sec, 171048696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 249/259 169/2000 MedleyA-PT-07-LTLFireability-12 25799335 m, 98513 m/sec, 174410506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 254/259 172/2000 MedleyA-PT-07-LTLFireability-12 26258645 m, 91862 m/sec, 177684609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL EXCL 259/259 175/2000 MedleyA-PT-07-LTLFireability-12 26716382 m, 91547 m/sec, 180919179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 61 (type EXCL) for MedleyA-PT-07-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 MedleyA-PT-07-LTLFireability-11
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 60 MedleyA-PT-07-LTLFireability-12
[[35mlola[0m][I] time limit : 3115 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for MedleyA-PT-07-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 61 (type EXCL) for MedleyA-PT-07-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 MedleyA-PT-07-LTLFireability-11
[[35mlola[0m][I] time limit : 282 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for MedleyA-PT-07-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 42 MedleyA-PT-07-LTLFireability-10
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for MedleyA-PT-07-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MedleyA-PT-07-LTLFireability-09
[[35mlola[0m][I] time limit : 444 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for MedleyA-PT-07-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17995
[[35mlola[0m][I] fired transitions : 74684
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 MedleyA-PT-07-LTLFireability-07
[[35mlola[0m][I] time limit : 518 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for MedleyA-PT-07-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 109886
[[35mlola[0m][I] fired transitions : 454762
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 MedleyA-PT-07-LTLFireability-06
[[35mlola[0m][I] time limit : 621 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for MedleyA-PT-07-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 MedleyA-PT-07-LTLFireability-05
[[35mlola[0m][I] time limit : 1036 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for MedleyA-PT-07-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 MedleyA-PT-07-LTLFireability-02
[[35mlola[0m][I] time limit : 1554 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for MedleyA-PT-07-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 100813
[[35mlola[0m][I] fired transitions : 461622
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 12 MedleyA-PT-07-LTLFireability-04
[[35mlola[0m][I] time limit : 3108 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for MedleyA-PT-07-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2146 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2151 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2156 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2161 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2166 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2171 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2176 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2181 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2186 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2191 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2196 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2201 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2206 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2211 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2216 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2221 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2226 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2231 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2236 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2241 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2246 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2251 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2256 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2261 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2266 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2271 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2276 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2281 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2286 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2291 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-07-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2296 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-07-LTLFireability-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-07-LTLFireability-14: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MedleyA-PT-07"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MedleyA-PT-07, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r577-smll-171734920300052"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MedleyA-PT-07.tgz
mv MedleyA-PT-07 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;