About the Execution of LoLA for MedleyA-PT-05
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
6159.279 | 1151117.00 | 1160967.00 | 4714.80 | FFTFTTTTFTTTFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r577-smll-171734920300034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MedleyA-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r577-smll-171734920300034
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 30K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 75K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-00
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-01
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-02
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-03
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-04
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-05
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-06
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-07
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-08
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-09
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-10
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-11
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-12
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-13
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-14
FORMULA_NAME MedleyA-PT-05-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717357117044
FORMULA MedleyA-PT-05-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-05-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMedleyA-PT-05-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1150 secs. Pages in use: 128
BK_STOP 1717358268161
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 MedleyA-PT-05-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for MedleyA-PT-05-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 MedleyA-PT-05-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 172
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 MedleyA-PT-05-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type FNDP) for 0 MedleyA-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 0 MedleyA-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type FNDP) for 0 MedleyA-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for MedleyA-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 19 MedleyA-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for MedleyA-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 16 MedleyA-PT-05-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type FNDP) for MedleyA-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 5818
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type FNDP) for MedleyA-PT-05-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 19 MedleyA-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 16 MedleyA-PT-05-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type FNDP) for MedleyA-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 10933
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for MedleyA-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for MedleyA-PT-05-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for MedleyA-PT-05-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 14486
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/299 4/2000 MedleyA-PT-05-CTLFireability-2024-10 756368 m, 151273 m/sec, 4431607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/299 7/2000 MedleyA-PT-05-CTLFireability-2024-10 1470095 m, 142745 m/sec, 9257564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/299 9/2000 MedleyA-PT-05-CTLFireability-2024-10 2100554 m, 126091 m/sec, 13828948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2337325
[[35mlola[0m][I] fired transitions : 16038460
[[35mlola[0m][I] time used : 17
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 MedleyA-PT-05-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1583
[[35mlola[0m][I] fired transitions : 8861
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 MedleyA-PT-05-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 3/358 2/2000 MedleyA-PT-05-CTLFireability-2024-13 428651 m, 85730 m/sec, 2362361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 8/358 5/2000 MedleyA-PT-05-CTLFireability-2024-13 1147452 m, 143760 m/sec, 7117976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 13/358 8/2000 MedleyA-PT-05-CTLFireability-2024-13 1815898 m, 133689 m/sec, 12043893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 18/358 11/2000 MedleyA-PT-05-CTLFireability-2024-13 2478816 m, 132583 m/sec, 16595097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 23/358 13/2000 MedleyA-PT-05-CTLFireability-2024-13 3041677 m, 112572 m/sec, 21020578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 28/358 16/2000 MedleyA-PT-05-CTLFireability-2024-13 3653297 m, 122324 m/sec, 25686651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 33/358 19/2000 MedleyA-PT-05-CTLFireability-2024-13 4472459 m, 163832 m/sec, 30662393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 38/358 22/2000 MedleyA-PT-05-CTLFireability-2024-13 5187484 m, 143005 m/sec, 35281406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 43/358 25/2000 MedleyA-PT-05-CTLFireability-2024-13 5881978 m, 138898 m/sec, 39813409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 48/358 28/2000 MedleyA-PT-05-CTLFireability-2024-13 6538886 m, 131381 m/sec, 44579543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 53/358 31/2000 MedleyA-PT-05-CTLFireability-2024-13 7174650 m, 127152 m/sec, 49144069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 58/358 33/2000 MedleyA-PT-05-CTLFireability-2024-13 7696911 m, 104452 m/sec, 53712917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 63/358 35/2000 MedleyA-PT-05-CTLFireability-2024-13 8264410 m, 113499 m/sec, 58282408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 68/358 38/2000 MedleyA-PT-05-CTLFireability-2024-13 8798269 m, 106771 m/sec, 62983756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 73/358 40/2000 MedleyA-PT-05-CTLFireability-2024-13 9398667 m, 120079 m/sec, 67570845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 78/358 43/2000 MedleyA-PT-05-CTLFireability-2024-13 9975486 m, 115363 m/sec, 72090068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 83/358 45/2000 MedleyA-PT-05-CTLFireability-2024-13 10566659 m, 118234 m/sec, 76562021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 88/358 47/2000 MedleyA-PT-05-CTLFireability-2024-13 11118857 m, 110439 m/sec, 81030427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 93/358 50/2000 MedleyA-PT-05-CTLFireability-2024-13 11651336 m, 106495 m/sec, 85406928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 98/358 52/2000 MedleyA-PT-05-CTLFireability-2024-13 12152175 m, 100167 m/sec, 89458575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 103/358 54/2000 MedleyA-PT-05-CTLFireability-2024-13 12673260 m, 104217 m/sec, 93538823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 108/358 56/2000 MedleyA-PT-05-CTLFireability-2024-13 13153391 m, 96026 m/sec, 97750701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 113/358 58/2000 MedleyA-PT-05-CTLFireability-2024-13 13607868 m, 90895 m/sec, 102055825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 118/358 60/2000 MedleyA-PT-05-CTLFireability-2024-13 14151664 m, 108759 m/sec, 106352556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 123/358 63/2000 MedleyA-PT-05-CTLFireability-2024-13 14770183 m, 123703 m/sec, 110542264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 128/358 65/2000 MedleyA-PT-05-CTLFireability-2024-13 15335090 m, 112981 m/sec, 114861414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 133/358 67/2000 MedleyA-PT-05-CTLFireability-2024-13 15870202 m, 107022 m/sec, 119383479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 138/358 70/2000 MedleyA-PT-05-CTLFireability-2024-13 16389714 m, 103902 m/sec, 123700472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 143/358 72/2000 MedleyA-PT-05-CTLFireability-2024-13 16857919 m, 93641 m/sec, 128067920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 148/358 75/2000 MedleyA-PT-05-CTLFireability-2024-13 17610168 m, 150449 m/sec, 132708382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 153/358 77/2000 MedleyA-PT-05-CTLFireability-2024-13 18234381 m, 124842 m/sec, 137009997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 158/358 79/2000 MedleyA-PT-05-CTLFireability-2024-13 18750750 m, 103273 m/sec, 141136402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 163/358 81/2000 MedleyA-PT-05-CTLFireability-2024-13 19260419 m, 101933 m/sec, 145134980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 168/358 83/2000 MedleyA-PT-05-CTLFireability-2024-13 19798648 m, 107645 m/sec, 149238756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 173/358 86/2000 MedleyA-PT-05-CTLFireability-2024-13 20375307 m, 115331 m/sec, 153559989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 178/358 88/2000 MedleyA-PT-05-CTLFireability-2024-13 20893452 m, 103629 m/sec, 157827325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 183/358 90/2000 MedleyA-PT-05-CTLFireability-2024-13 21520536 m, 125416 m/sec, 162166721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 188/358 93/2000 MedleyA-PT-05-CTLFireability-2024-13 22178456 m, 131584 m/sec, 166376368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 193/358 95/2000 MedleyA-PT-05-CTLFireability-2024-13 22708765 m, 106061 m/sec, 170343625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 198/358 97/2000 MedleyA-PT-05-CTLFireability-2024-13 23196088 m, 97464 m/sec, 174176203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 203/358 99/2000 MedleyA-PT-05-CTLFireability-2024-13 23681610 m, 97104 m/sec, 177946186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 208/358 101/2000 MedleyA-PT-05-CTLFireability-2024-13 24178284 m, 99334 m/sec, 181651586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 213/358 103/2000 MedleyA-PT-05-CTLFireability-2024-13 24719438 m, 108230 m/sec, 185811933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 218/358 105/2000 MedleyA-PT-05-CTLFireability-2024-13 25209574 m, 98027 m/sec, 189856319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 223/358 108/2000 MedleyA-PT-05-CTLFireability-2024-13 25757807 m, 109646 m/sec, 194187887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 228/358 110/2000 MedleyA-PT-05-CTLFireability-2024-13 26307293 m, 109897 m/sec, 198592764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 233/358 112/2000 MedleyA-PT-05-CTLFireability-2024-13 26801168 m, 98775 m/sec, 202764121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 238/358 114/2000 MedleyA-PT-05-CTLFireability-2024-13 27304865 m, 100739 m/sec, 207028069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 243/358 116/2000 MedleyA-PT-05-CTLFireability-2024-13 27725125 m, 84052 m/sec, 211013092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 248/358 117/2000 MedleyA-PT-05-CTLFireability-2024-13 28119478 m, 78870 m/sec, 214963820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 253/358 119/2000 MedleyA-PT-05-CTLFireability-2024-13 28509849 m, 78074 m/sec, 218651388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 258/358 121/2000 MedleyA-PT-05-CTLFireability-2024-13 28945197 m, 87069 m/sec, 222636433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 263/358 122/2000 MedleyA-PT-05-CTLFireability-2024-13 29322439 m, 75448 m/sec, 226192723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 268/358 124/2000 MedleyA-PT-05-CTLFireability-2024-13 29754841 m, 86480 m/sec, 230326828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 273/358 126/2000 MedleyA-PT-05-CTLFireability-2024-13 30156733 m, 80378 m/sec, 234150704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 278/358 127/2000 MedleyA-PT-05-CTLFireability-2024-13 30523461 m, 73345 m/sec, 238099717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30551936
[[35mlola[0m][I] fired transitions : 238378560
[[35mlola[0m][I] time used : 278
[[35mlola[0m][I] memory pages used : 127
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 MedleyA-PT-05-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 367 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 72
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 MedleyA-PT-05-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 413 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 373
[[35mlola[0m][I] fired transitions : 736
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 MedleyA-PT-05-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 472 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/472 4/2000 MedleyA-PT-05-CTLFireability-2024-08 719550 m, 143910 m/sec, 4848599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/472 6/2000 MedleyA-PT-05-CTLFireability-2024-08 1337703 m, 123630 m/sec, 9771469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/472 9/2000 MedleyA-PT-05-CTLFireability-2024-08 1936941 m, 119847 m/sec, 14794337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/472 11/2000 MedleyA-PT-05-CTLFireability-2024-08 2521495 m, 116910 m/sec, 19459818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/472 13/2000 MedleyA-PT-05-CTLFireability-2024-08 3041389 m, 103978 m/sec, 24052554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 30/472 16/2000 MedleyA-PT-05-CTLFireability-2024-08 3583455 m, 108413 m/sec, 28907238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 35/472 19/2000 MedleyA-PT-05-CTLFireability-2024-08 4334032 m, 150115 m/sec, 34075803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 40/472 21/2000 MedleyA-PT-05-CTLFireability-2024-08 4974126 m, 128018 m/sec, 38942012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 45/472 24/2000 MedleyA-PT-05-CTLFireability-2024-08 5617019 m, 128578 m/sec, 43708794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 50/472 27/2000 MedleyA-PT-05-CTLFireability-2024-08 6243836 m, 125363 m/sec, 48561326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 55/472 29/2000 MedleyA-PT-05-CTLFireability-2024-08 6798110 m, 110854 m/sec, 53250250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 60/472 32/2000 MedleyA-PT-05-CTLFireability-2024-08 7368664 m, 114110 m/sec, 58109372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 65/472 34/2000 MedleyA-PT-05-CTLFireability-2024-08 7837326 m, 93732 m/sec, 62812130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 70/472 36/2000 MedleyA-PT-05-CTLFireability-2024-08 8355946 m, 103724 m/sec, 67517354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 75/472 38/2000 MedleyA-PT-05-CTLFireability-2024-08 8855434 m, 99897 m/sec, 72312293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 80/472 40/2000 MedleyA-PT-05-CTLFireability-2024-08 9409368 m, 110786 m/sec, 77067589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 85/472 42/2000 MedleyA-PT-05-CTLFireability-2024-08 9935779 m, 105282 m/sec, 81746814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 90/472 45/2000 MedleyA-PT-05-CTLFireability-2024-08 10469688 m, 106781 m/sec, 86361435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 95/472 47/2000 MedleyA-PT-05-CTLFireability-2024-08 10979019 m, 101866 m/sec, 90975535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 100/472 49/2000 MedleyA-PT-05-CTLFireability-2024-08 11487135 m, 101623 m/sec, 95614899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 105/472 51/2000 MedleyA-PT-05-CTLFireability-2024-08 11957773 m, 94127 m/sec, 99790018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 110/472 53/2000 MedleyA-PT-05-CTLFireability-2024-08 12420760 m, 92597 m/sec, 104002050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 115/472 55/2000 MedleyA-PT-05-CTLFireability-2024-08 12881172 m, 92082 m/sec, 108223231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 120/472 57/2000 MedleyA-PT-05-CTLFireability-2024-08 13308279 m, 85421 m/sec, 112647569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 125/472 59/2000 MedleyA-PT-05-CTLFireability-2024-08 13787927 m, 95929 m/sec, 117090069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 130/472 61/2000 MedleyA-PT-05-CTLFireability-2024-08 14285566 m, 99527 m/sec, 121562837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 135/472 63/2000 MedleyA-PT-05-CTLFireability-2024-08 14828703 m, 108627 m/sec, 125848755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 140/472 65/2000 MedleyA-PT-05-CTLFireability-2024-08 15353267 m, 104912 m/sec, 130354641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 145/472 67/2000 MedleyA-PT-05-CTLFireability-2024-08 15849008 m, 99148 m/sec, 135072032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 150/472 69/2000 MedleyA-PT-05-CTLFireability-2024-08 16333500 m, 96898 m/sec, 139543999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 155/472 71/2000 MedleyA-PT-05-CTLFireability-2024-08 16748938 m, 83087 m/sec, 143999701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 160/472 74/2000 MedleyA-PT-05-CTLFireability-2024-08 17423360 m, 134884 m/sec, 148971674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 165/472 76/2000 MedleyA-PT-05-CTLFireability-2024-08 18022153 m, 119758 m/sec, 153517413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 170/472 79/2000 MedleyA-PT-05-CTLFireability-2024-08 18559314 m, 107432 m/sec, 158091739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 175/472 80/2000 MedleyA-PT-05-CTLFireability-2024-08 19053200 m, 98777 m/sec, 162454310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 180/472 82/2000 MedleyA-PT-05-CTLFireability-2024-08 19542683 m, 97896 m/sec, 166814018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 185/472 85/2000 MedleyA-PT-05-CTLFireability-2024-08 20068376 m, 105138 m/sec, 171202272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 190/472 87/2000 MedleyA-PT-05-CTLFireability-2024-08 20589019 m, 104128 m/sec, 175783597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 195/472 89/2000 MedleyA-PT-05-CTLFireability-2024-08 21054940 m, 93184 m/sec, 180294391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 200/472 91/2000 MedleyA-PT-05-CTLFireability-2024-08 21702979 m, 129607 m/sec, 184986385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 205/472 93/2000 MedleyA-PT-05-CTLFireability-2024-08 22271431 m, 113690 m/sec, 189312664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 210/472 95/2000 MedleyA-PT-05-CTLFireability-2024-08 22760133 m, 97740 m/sec, 193452425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 215/472 97/2000 MedleyA-PT-05-CTLFireability-2024-08 23207675 m, 89508 m/sec, 197459394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 220/472 99/2000 MedleyA-PT-05-CTLFireability-2024-08 23656687 m, 89802 m/sec, 201385709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 225/472 101/2000 MedleyA-PT-05-CTLFireability-2024-08 24110865 m, 90835 m/sec, 205310144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 230/472 103/2000 MedleyA-PT-05-CTLFireability-2024-08 24618884 m, 101603 m/sec, 209643321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 235/472 105/2000 MedleyA-PT-05-CTLFireability-2024-08 25094845 m, 95192 m/sec, 213860894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 240/472 107/2000 MedleyA-PT-05-CTLFireability-2024-08 25571012 m, 95233 m/sec, 218315537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 245/472 109/2000 MedleyA-PT-05-CTLFireability-2024-08 26083599 m, 102517 m/sec, 222948185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 250/472 111/2000 MedleyA-PT-05-CTLFireability-2024-08 26581791 m, 99638 m/sec, 227475376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 255/472 113/2000 MedleyA-PT-05-CTLFireability-2024-08 27053174 m, 94276 m/sec, 231790199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 260/472 115/2000 MedleyA-PT-05-CTLFireability-2024-08 27494085 m, 88182 m/sec, 236183914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 265/472 116/2000 MedleyA-PT-05-CTLFireability-2024-08 27880947 m, 77372 m/sec, 240366204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 270/472 118/2000 MedleyA-PT-05-CTLFireability-2024-08 28248497 m, 73510 m/sec, 244346756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 275/472 119/2000 MedleyA-PT-05-CTLFireability-2024-08 28622534 m, 74807 m/sec, 248313634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 280/472 121/2000 MedleyA-PT-05-CTLFireability-2024-08 29024774 m, 80448 m/sec, 252442476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 285/472 123/2000 MedleyA-PT-05-CTLFireability-2024-08 29416508 m, 78346 m/sec, 256394672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 290/472 124/2000 MedleyA-PT-05-CTLFireability-2024-08 29818149 m, 80328 m/sec, 260706409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 295/472 126/2000 MedleyA-PT-05-CTLFireability-2024-08 30200911 m, 76552 m/sec, 264814173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 300/472 127/2000 MedleyA-PT-05-CTLFireability-2024-08 30563344 m, 72486 m/sec, 268986288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30848770
[[35mlola[0m][I] fired transitions : 271093079
[[35mlola[0m][I] time used : 302
[[35mlola[0m][I] memory pages used : 128
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 MedleyA-PT-05-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 500 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 3/500 3/2000 MedleyA-PT-05-CTLFireability-2024-03 513367 m, 102673 m/sec, 2854531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 8/500 6/2000 MedleyA-PT-05-CTLFireability-2024-03 1226156 m, 142557 m/sec, 7631471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 13/500 8/2000 MedleyA-PT-05-CTLFireability-2024-03 1885295 m, 131827 m/sec, 12521365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 18/500 11/2000 MedleyA-PT-05-CTLFireability-2024-03 2523292 m, 127599 m/sec, 16953784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 23/500 14/2000 MedleyA-PT-05-CTLFireability-2024-03 3090267 m, 113395 m/sec, 21431780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 28/500 16/2000 MedleyA-PT-05-CTLFireability-2024-03 3728904 m, 127727 m/sec, 26116209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 33/500 20/2000 MedleyA-PT-05-CTLFireability-2024-03 4534296 m, 161078 m/sec, 31026021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 38/500 23/2000 MedleyA-PT-05-CTLFireability-2024-03 5233241 m, 139789 m/sec, 35573947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 43/500 25/2000 MedleyA-PT-05-CTLFireability-2024-03 5907478 m, 134847 m/sec, 40012125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 48/500 28/2000 MedleyA-PT-05-CTLFireability-2024-03 6554468 m, 129398 m/sec, 44686304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 53/500 31/2000 MedleyA-PT-05-CTLFireability-2024-03 7180674 m, 125241 m/sec, 49189783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 58/500 33/2000 MedleyA-PT-05-CTLFireability-2024-03 7695815 m, 103028 m/sec, 53701939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 63/500 35/2000 MedleyA-PT-05-CTLFireability-2024-03 8248694 m, 110575 m/sec, 58145337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 68/500 37/2000 MedleyA-PT-05-CTLFireability-2024-03 8724730 m, 95207 m/sec, 62488714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 73/500 40/2000 MedleyA-PT-05-CTLFireability-2024-03 9328452 m, 120744 m/sec, 66996662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 78/500 42/2000 MedleyA-PT-05-CTLFireability-2024-03 9888153 m, 111940 m/sec, 71465455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 83/500 45/2000 MedleyA-PT-05-CTLFireability-2024-03 10467585 m, 115886 m/sec, 75876910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 88/500 47/2000 MedleyA-PT-05-CTLFireability-2024-03 11009426 m, 108368 m/sec, 80237742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 93/500 49/2000 MedleyA-PT-05-CTLFireability-2024-03 11550403 m, 108195 m/sec, 84616685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 98/500 51/2000 MedleyA-PT-05-CTLFireability-2024-03 12050300 m, 99979 m/sec, 88599576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 103/500 54/2000 MedleyA-PT-05-CTLFireability-2024-03 12564509 m, 102841 m/sec, 92633168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 108/500 55/2000 MedleyA-PT-05-CTLFireability-2024-03 13025470 m, 92192 m/sec, 96634617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 113/500 57/2000 MedleyA-PT-05-CTLFireability-2024-03 13428333 m, 80572 m/sec, 100860197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 118/500 60/2000 MedleyA-PT-05-CTLFireability-2024-03 14010070 m, 116347 m/sec, 105159418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 123/500 62/2000 MedleyA-PT-05-CTLFireability-2024-03 14606160 m, 119218 m/sec, 109317497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 128/500 64/2000 MedleyA-PT-05-CTLFireability-2024-03 15133198 m, 105407 m/sec, 113396257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 133/500 67/2000 MedleyA-PT-05-CTLFireability-2024-03 15711871 m, 115734 m/sec, 117953498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 138/500 69/2000 MedleyA-PT-05-CTLFireability-2024-03 16220186 m, 101663 m/sec, 122267549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 143/500 71/2000 MedleyA-PT-05-CTLFireability-2024-03 16670411 m, 90045 m/sec, 126510625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 148/500 74/2000 MedleyA-PT-05-CTLFireability-2024-03 17347011 m, 135320 m/sec, 131077310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 153/500 76/2000 MedleyA-PT-05-CTLFireability-2024-03 18012080 m, 133013 m/sec, 135425475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 158/500 79/2000 MedleyA-PT-05-CTLFireability-2024-03 18589914 m, 115566 m/sec, 139797782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 163/500 81/2000 MedleyA-PT-05-CTLFireability-2024-03 19141366 m, 110290 m/sec, 144103355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 168/500 83/2000 MedleyA-PT-05-CTLFireability-2024-03 19694678 m, 110662 m/sec, 148471383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 173/500 86/2000 MedleyA-PT-05-CTLFireability-2024-03 20301146 m, 121293 m/sec, 153025683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 178/500 88/2000 MedleyA-PT-05-CTLFireability-2024-03 20859789 m, 111728 m/sec, 157495025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 183/500 90/2000 MedleyA-PT-05-CTLFireability-2024-03 21494627 m, 126967 m/sec, 161981446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 188/500 93/2000 MedleyA-PT-05-CTLFireability-2024-03 22172563 m, 135587 m/sec, 166338355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 193/500 95/2000 MedleyA-PT-05-CTLFireability-2024-03 22721272 m, 109741 m/sec, 170431625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 198/500 97/2000 MedleyA-PT-05-CTLFireability-2024-03 23234673 m, 102680 m/sec, 174420996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 203/500 99/2000 MedleyA-PT-05-CTLFireability-2024-03 23734829 m, 100031 m/sec, 178324592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 208/500 102/2000 MedleyA-PT-05-CTLFireability-2024-03 24273445 m, 107723 m/sec, 182255544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 213/500 104/2000 MedleyA-PT-05-CTLFireability-2024-03 24809588 m, 107228 m/sec, 186483516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 218/500 106/2000 MedleyA-PT-05-CTLFireability-2024-03 25297412 m, 97564 m/sec, 190648344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 223/500 108/2000 MedleyA-PT-05-CTLFireability-2024-03 25872212 m, 114960 m/sec, 195130414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 228/500 110/2000 MedleyA-PT-05-CTLFireability-2024-03 26435442 m, 112646 m/sec, 199677510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 233/500 113/2000 MedleyA-PT-05-CTLFireability-2024-03 26973980 m, 107707 m/sec, 204090451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 238/500 115/2000 MedleyA-PT-05-CTLFireability-2024-03 27472436 m, 99691 m/sec, 208483148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 243/500 116/2000 MedleyA-PT-05-CTLFireability-2024-03 27899398 m, 85392 m/sec, 212644773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 248/500 118/2000 MedleyA-PT-05-CTLFireability-2024-03 28305459 m, 81212 m/sec, 216595930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 253/500 120/2000 MedleyA-PT-05-CTLFireability-2024-03 28716700 m, 82248 m/sec, 220640560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 258/500 121/2000 MedleyA-PT-05-CTLFireability-2024-03 29141628 m, 84985 m/sec, 224574379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 263/500 123/2000 MedleyA-PT-05-CTLFireability-2024-03 29603759 m, 92426 m/sec, 228766431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 268/500 125/2000 MedleyA-PT-05-CTLFireability-2024-03 30032425 m, 85733 m/sec, 232928288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 273/500 127/2000 MedleyA-PT-05-CTLFireability-2024-03 30425669 m, 78648 m/sec, 237071040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30818924
[[35mlola[0m][I] fired transitions : 239929263
[[35mlola[0m][I] time used : 276
[[35mlola[0m][I] memory pages used : 128
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 22 MedleyA-PT-05-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 545 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-05: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-06: SP ECTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 2/545 2/2000 MedleyA-PT-05-CTLFireability-2024-06 266645 m, 53329 m/sec, 786944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 302370
[[35mlola[0m][I] fired transitions : 901759
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 19 MedleyA-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 681 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 132484
[[35mlola[0m][I] fired transitions : 303610
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 MedleyA-PT-05-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 907 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1211
[[35mlola[0m][I] fired transitions : 6907
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 MedleyA-PT-05-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 1361 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 4/1361 3/2000 MedleyA-PT-05-CTLFireability-2024-15 656774 m, 131354 m/sec, 3784499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 9/1361 6/2000 MedleyA-PT-05-CTLFireability-2024-15 1367249 m, 142095 m/sec, 8586983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 14/1361 9/2000 MedleyA-PT-05-CTLFireability-2024-15 2002439 m, 127038 m/sec, 13082131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 19/1361 12/2000 MedleyA-PT-05-CTLFireability-2024-15 2672849 m, 134082 m/sec, 17733209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 24/1361 15/2000 MedleyA-PT-05-CTLFireability-2024-15 3419880 m, 149406 m/sec, 22387535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 29/1361 18/2000 MedleyA-PT-05-CTLFireability-2024-15 4109457 m, 137915 m/sec, 26880163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 34/1361 21/2000 MedleyA-PT-05-CTLFireability-2024-15 4754209 m, 128950 m/sec, 31414834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 39/1361 23/2000 MedleyA-PT-05-CTLFireability-2024-15 5358091 m, 120776 m/sec, 35873931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 44/1361 26/2000 MedleyA-PT-05-CTLFireability-2024-15 5922617 m, 112905 m/sec, 40338415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 49/1361 28/2000 MedleyA-PT-05-CTLFireability-2024-15 6519122 m, 119301 m/sec, 44725159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 54/1361 30/2000 MedleyA-PT-05-CTLFireability-2024-15 7076357 m, 111447 m/sec, 49005830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 59/1361 33/2000 MedleyA-PT-05-CTLFireability-2024-15 7606836 m, 106095 m/sec, 53058676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 64/1361 35/2000 MedleyA-PT-05-CTLFireability-2024-15 8107706 m, 100174 m/sec, 57030217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 69/1361 37/2000 MedleyA-PT-05-CTLFireability-2024-15 8587882 m, 96035 m/sec, 60958353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 74/1361 38/2000 MedleyA-PT-05-CTLFireability-2024-15 8930696 m, 68562 m/sec, 65090952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 79/1361 41/2000 MedleyA-PT-05-CTLFireability-2024-15 9528034 m, 119467 m/sec, 69408818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 84/1361 43/2000 MedleyA-PT-05-CTLFireability-2024-15 10123252 m, 119043 m/sec, 73468531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 89/1361 46/2000 MedleyA-PT-05-CTLFireability-2024-15 10708309 m, 117011 m/sec, 77975079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 94/1361 48/2000 MedleyA-PT-05-CTLFireability-2024-15 11211474 m, 100633 m/sec, 82268764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 99/1361 51/2000 MedleyA-PT-05-CTLFireability-2024-15 11924568 m, 142618 m/sec, 86772301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 104/1361 53/2000 MedleyA-PT-05-CTLFireability-2024-15 12550199 m, 125126 m/sec, 91119070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 109/1361 55/2000 MedleyA-PT-05-CTLFireability-2024-15 13114860 m, 112932 m/sec, 95335535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 114/1361 58/2000 MedleyA-PT-05-CTLFireability-2024-15 13707763 m, 118580 m/sec, 99604753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 119/1361 60/2000 MedleyA-PT-05-CTLFireability-2024-15 14267058 m, 111859 m/sec, 103924733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 124/1361 63/2000 MedleyA-PT-05-CTLFireability-2024-15 14947891 m, 136166 m/sec, 108045851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 129/1361 65/2000 MedleyA-PT-05-CTLFireability-2024-15 15503389 m, 111099 m/sec, 111987850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 134/1361 67/2000 MedleyA-PT-05-CTLFireability-2024-15 16011927 m, 101707 m/sec, 115785040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 139/1361 69/2000 MedleyA-PT-05-CTLFireability-2024-15 16545996 m, 106813 m/sec, 119656289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 144/1361 71/2000 MedleyA-PT-05-CTLFireability-2024-15 17058092 m, 102419 m/sec, 123650075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 149/1361 74/2000 MedleyA-PT-05-CTLFireability-2024-15 17632599 m, 114901 m/sec, 128035180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 154/1361 76/2000 MedleyA-PT-05-CTLFireability-2024-15 18160321 m, 105544 m/sec, 132258282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 159/1361 78/2000 MedleyA-PT-05-CTLFireability-2024-15 18659716 m, 99879 m/sec, 136410008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 164/1361 80/2000 MedleyA-PT-05-CTLFireability-2024-15 19066444 m, 81345 m/sec, 140349923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 169/1361 81/2000 MedleyA-PT-05-CTLFireability-2024-15 19507911 m, 88293 m/sec, 144242334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 174/1361 83/2000 MedleyA-PT-05-CTLFireability-2024-15 19939855 m, 86388 m/sec, 148094705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 179/1361 85/2000 MedleyA-PT-05-CTLFireability-2024-15 20374321 m, 86893 m/sec, 152100889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 184/1361 87/2000 MedleyA-PT-05-CTLFireability-2024-15 20901460 m, 105427 m/sec, 156282197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 189/1361 90/2000 MedleyA-PT-05-CTLFireability-2024-15 21656428 m, 150993 m/sec, 161107001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 194/1361 93/2000 MedleyA-PT-05-CTLFireability-2024-15 22317751 m, 132264 m/sec, 165728966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 199/1361 96/2000 MedleyA-PT-05-CTLFireability-2024-15 22958611 m, 128172 m/sec, 170285287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 204/1361 98/2000 MedleyA-PT-05-CTLFireability-2024-15 23531836 m, 114645 m/sec, 174856865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 209/1361 101/2000 MedleyA-PT-05-CTLFireability-2024-15 24155389 m, 124710 m/sec, 179376617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 214/1361 103/2000 MedleyA-PT-05-CTLFireability-2024-15 24763400 m, 121602 m/sec, 183763018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 219/1361 105/2000 MedleyA-PT-05-CTLFireability-2024-15 25337269 m, 114773 m/sec, 187984724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 224/1361 108/2000 MedleyA-PT-05-CTLFireability-2024-15 25844271 m, 101400 m/sec, 191950540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 229/1361 110/2000 MedleyA-PT-05-CTLFireability-2024-15 26319867 m, 95119 m/sec, 196029439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 234/1361 111/2000 MedleyA-PT-05-CTLFireability-2024-15 26773890 m, 90804 m/sec, 200174151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 239/1361 113/2000 MedleyA-PT-05-CTLFireability-2024-15 27230358 m, 91293 m/sec, 204395249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 244/1361 115/2000 MedleyA-PT-05-CTLFireability-2024-15 27663182 m, 86564 m/sec, 208556963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 249/1361 118/2000 MedleyA-PT-05-CTLFireability-2024-15 28301577 m, 127679 m/sec, 212939562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 254/1361 120/2000 MedleyA-PT-05-CTLFireability-2024-15 28921790 m, 124042 m/sec, 217344071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 259/1361 123/2000 MedleyA-PT-05-CTLFireability-2024-15 29524491 m, 120540 m/sec, 221691276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 264/1361 125/2000 MedleyA-PT-05-CTLFireability-2024-15 30127562 m, 120614 m/sec, 226004292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-05: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-06: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-05-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-05-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-05-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 269/1361 127/2000 MedleyA-PT-05-CTLFireability-2024-15 30679922 m, 110472 m/sec, 230275052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30899242
[[35mlola[0m][I] fired transitions : 233463592
[[35mlola[0m][I] time used : 272
[[35mlola[0m][I] memory pages used : 128
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 MedleyA-PT-05-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 2451 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for MedleyA-PT-05-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 126564
[[35mlola[0m][I] fired transitions : 649014
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MedleyA-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MedleyA-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r577-smll-171734920300034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MedleyA-PT-05.tgz
mv MedleyA-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;