About the Execution of LoLA for MedleyA-PT-04
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16202.747 | 823334.00 | 939486.00 | 2882.10 | ??????F?????FF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r577-smll-171734920300028.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MedleyA-PT-04, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r577-smll-171734920300028
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 5.3K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 28K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MedleyA-PT-04-LTLFireability-00
FORMULA_NAME MedleyA-PT-04-LTLFireability-01
FORMULA_NAME MedleyA-PT-04-LTLFireability-02
FORMULA_NAME MedleyA-PT-04-LTLFireability-03
FORMULA_NAME MedleyA-PT-04-LTLFireability-04
FORMULA_NAME MedleyA-PT-04-LTLFireability-05
FORMULA_NAME MedleyA-PT-04-LTLFireability-06
FORMULA_NAME MedleyA-PT-04-LTLFireability-07
FORMULA_NAME MedleyA-PT-04-LTLFireability-08
FORMULA_NAME MedleyA-PT-04-LTLFireability-09
FORMULA_NAME MedleyA-PT-04-LTLFireability-10
FORMULA_NAME MedleyA-PT-04-LTLFireability-11
FORMULA_NAME MedleyA-PT-04-LTLFireability-12
FORMULA_NAME MedleyA-PT-04-LTLFireability-13
FORMULA_NAME MedleyA-PT-04-LTLFireability-14
FORMULA_NAME MedleyA-PT-04-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717354752405
FORMULA MedleyA-PT-04-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-04-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MedleyA-PT-04-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717355575739
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 MedleyA-PT-04-LTLFireability-13
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for MedleyA-PT-04-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 MedleyA-PT-04-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for MedleyA-PT-04-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 MedleyA-PT-04-LTLFireability-06
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for MedleyA-PT-04-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 MedleyA-PT-04-LTLFireability-08
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 6 MedleyA-PT-04-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for MedleyA-PT-04-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/257 5/2000 MedleyA-PT-04-LTLFireability-08 681896 m, 136379 m/sec, 3669450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/257 10/2000 MedleyA-PT-04-LTLFireability-08 1423655 m, 148351 m/sec, 7475143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/257 14/2000 MedleyA-PT-04-LTLFireability-08 2062515 m, 127772 m/sec, 11156807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/257 18/2000 MedleyA-PT-04-LTLFireability-08 2623551 m, 112207 m/sec, 14820945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/257 22/2000 MedleyA-PT-04-LTLFireability-08 3258683 m, 127026 m/sec, 18210640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/257 26/2000 MedleyA-PT-04-LTLFireability-08 3906366 m, 129536 m/sec, 21910907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/257 30/2000 MedleyA-PT-04-LTLFireability-08 4503480 m, 119422 m/sec, 25546791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/257 34/2000 MedleyA-PT-04-LTLFireability-08 5118026 m, 122909 m/sec, 29165109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/257 38/2000 MedleyA-PT-04-LTLFireability-08 5777346 m, 131864 m/sec, 32771724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/257 42/2000 MedleyA-PT-04-LTLFireability-08 6385987 m, 121728 m/sec, 36365880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/257 45/2000 MedleyA-PT-04-LTLFireability-08 6920200 m, 106842 m/sec, 39934490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/257 50/2000 MedleyA-PT-04-LTLFireability-08 7639960 m, 143952 m/sec, 43649752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/257 54/2000 MedleyA-PT-04-LTLFireability-08 8286679 m, 129343 m/sec, 47400269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/257 58/2000 MedleyA-PT-04-LTLFireability-08 8860045 m, 114673 m/sec, 51069119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/257 62/2000 MedleyA-PT-04-LTLFireability-08 9553517 m, 138694 m/sec, 54845805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/257 67/2000 MedleyA-PT-04-LTLFireability-08 10223328 m, 133962 m/sec, 58687705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/257 71/2000 MedleyA-PT-04-LTLFireability-08 10828618 m, 121058 m/sec, 62424643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/257 75/2000 MedleyA-PT-04-LTLFireability-08 11498659 m, 134008 m/sec, 66220721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/257 79/2000 MedleyA-PT-04-LTLFireability-08 12180653 m, 136398 m/sec, 70074875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/257 84/2000 MedleyA-PT-04-LTLFireability-08 12803046 m, 124478 m/sec, 73836817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/257 88/2000 MedleyA-PT-04-LTLFireability-08 13430869 m, 125564 m/sec, 77584958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/257 92/2000 MedleyA-PT-04-LTLFireability-08 14114738 m, 136773 m/sec, 81295747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/257 96/2000 MedleyA-PT-04-LTLFireability-08 14753140 m, 127680 m/sec, 85082509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/257 100/2000 MedleyA-PT-04-LTLFireability-08 15309260 m, 111224 m/sec, 88799272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/257 105/2000 MedleyA-PT-04-LTLFireability-08 16069261 m, 152000 m/sec, 92698013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/257 109/2000 MedleyA-PT-04-LTLFireability-08 16735465 m, 133240 m/sec, 96574143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/257 113/2000 MedleyA-PT-04-LTLFireability-08 17297466 m, 112400 m/sec, 100281794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/257 117/2000 MedleyA-PT-04-LTLFireability-08 18035007 m, 147508 m/sec, 104190366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/257 122/2000 MedleyA-PT-04-LTLFireability-08 18711989 m, 135396 m/sec, 108086662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/257 126/2000 MedleyA-PT-04-LTLFireability-08 19293405 m, 116283 m/sec, 111800011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/257 130/2000 MedleyA-PT-04-LTLFireability-08 20010516 m, 143422 m/sec, 115691474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/257 135/2000 MedleyA-PT-04-LTLFireability-08 20684695 m, 134835 m/sec, 119601813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/257 139/2000 MedleyA-PT-04-LTLFireability-08 21297534 m, 122567 m/sec, 123384445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/257 143/2000 MedleyA-PT-04-LTLFireability-08 22006129 m, 141719 m/sec, 127350499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/257 148/2000 MedleyA-PT-04-LTLFireability-08 22727361 m, 144246 m/sec, 131464563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/257 152/2000 MedleyA-PT-04-LTLFireability-08 23371268 m, 128781 m/sec, 135437915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/257 157/2000 MedleyA-PT-04-LTLFireability-08 24107817 m, 147309 m/sec, 139578742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/257 162/2000 MedleyA-PT-04-LTLFireability-08 24861774 m, 150791 m/sec, 143912472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 195/257 166/2000 MedleyA-PT-04-LTLFireability-08 25526418 m, 132928 m/sec, 148045311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 200/257 171/2000 MedleyA-PT-04-LTLFireability-08 26301126 m, 154941 m/sec, 152301937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 205/257 176/2000 MedleyA-PT-04-LTLFireability-08 27045396 m, 148854 m/sec, 156594749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 210/257 180/2000 MedleyA-PT-04-LTLFireability-08 27676355 m, 126191 m/sec, 160650241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 215/257 185/2000 MedleyA-PT-04-LTLFireability-08 28467556 m, 158240 m/sec, 164912614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 220/257 190/2000 MedleyA-PT-04-LTLFireability-08 29209665 m, 148421 m/sec, 169164578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 225/257 194/2000 MedleyA-PT-04-LTLFireability-08 29825683 m, 123203 m/sec, 173215905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 230/257 199/2000 MedleyA-PT-04-LTLFireability-08 30631950 m, 161253 m/sec, 177481358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 235/257 204/2000 MedleyA-PT-04-LTLFireability-08 31358681 m, 145346 m/sec, 181702949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 240/257 208/2000 MedleyA-PT-04-LTLFireability-08 31967557 m, 121775 m/sec, 185739203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 245/257 213/2000 MedleyA-PT-04-LTLFireability-08 32783935 m, 163275 m/sec, 189993861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 250/257 218/2000 MedleyA-PT-04-LTLFireability-08 33498216 m, 142856 m/sec, 194168844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 255/257 222/2000 MedleyA-PT-04-LTLFireability-08 34105247 m, 121406 m/sec, 198185533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for MedleyA-PT-04-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 MedleyA-PT-04-LTLFireability-15
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 MedleyA-PT-04-LTLFireability-08
[[35mlola[0m][I] time limit : 3338 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for MedleyA-PT-04-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10202
[[35mlola[0m][I] fired transitions : 63410
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/256 5/5 MedleyA-PT-04-LTLFireability-08 745919 m, -6671865 m/sec, 3985879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for MedleyA-PT-04-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 MedleyA-PT-04-LTLFireability-10
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for MedleyA-PT-04-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 262898
[[35mlola[0m][I] fired transitions : 973816
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 MedleyA-PT-04-LTLFireability-07
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for MedleyA-PT-04-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 771
[[35mlola[0m][I] fired transitions : 1574
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 MedleyA-PT-04-LTLFireability-05
[[35mlola[0m][I] time limit : 332 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for MedleyA-PT-04-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 MedleyA-PT-04-LTLFireability-04
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 4/415 4/2000 MedleyA-PT-04-LTLFireability-04 587610 m, 117522 m/sec, 3055127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 9/415 9/2000 MedleyA-PT-04-LTLFireability-04 1345966 m, 151671 m/sec, 7051910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 14/415 14/2000 MedleyA-PT-04-LTLFireability-04 2032818 m, 137370 m/sec, 10993615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 19/415 17/2000 MedleyA-PT-04-LTLFireability-04 2618946 m, 117225 m/sec, 14786736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 24/415 22/2000 MedleyA-PT-04-LTLFireability-04 3314199 m, 139050 m/sec, 18511082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 29/415 26/2000 MedleyA-PT-04-LTLFireability-04 3953216 m, 127803 m/sec, 22188242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 34/415 30/2000 MedleyA-PT-04-LTLFireability-04 4541503 m, 117657 m/sec, 25795269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 39/415 34/2000 MedleyA-PT-04-LTLFireability-04 5167186 m, 125136 m/sec, 29419388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 44/415 38/2000 MedleyA-PT-04-LTLFireability-04 5817685 m, 130099 m/sec, 33012740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 49/415 42/2000 MedleyA-PT-04-LTLFireability-04 6422914 m, 121045 m/sec, 36601467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 54/415 46/2000 MedleyA-PT-04-LTLFireability-04 6948171 m, 105051 m/sec, 40147888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 59/415 50/2000 MedleyA-PT-04-LTLFireability-04 7673423 m, 145050 m/sec, 43853549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 64/415 54/2000 MedleyA-PT-04-LTLFireability-04 8320085 m, 129332 m/sec, 47577241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 69/415 58/2000 MedleyA-PT-04-LTLFireability-04 8878155 m, 111614 m/sec, 51218606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 74/415 62/2000 MedleyA-PT-04-LTLFireability-04 9551972 m, 134763 m/sec, 54836542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 79/415 67/2000 MedleyA-PT-04-LTLFireability-04 10219048 m, 133415 m/sec, 58659886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 84/415 71/2000 MedleyA-PT-04-LTLFireability-04 10823529 m, 120896 m/sec, 62390295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 89/415 75/2000 MedleyA-PT-04-LTLFireability-04 11487146 m, 132723 m/sec, 66165730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 94/415 79/2000 MedleyA-PT-04-LTLFireability-04 12168958 m, 136362 m/sec, 70002704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 99/415 83/2000 MedleyA-PT-04-LTLFireability-04 12788500 m, 123908 m/sec, 73752301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 104/415 87/2000 MedleyA-PT-04-LTLFireability-04 13402915 m, 122883 m/sec, 77460478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 109/415 92/2000 MedleyA-PT-04-LTLFireability-04 14091899 m, 137796 m/sec, 81166643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 114/415 96/2000 MedleyA-PT-04-LTLFireability-04 14732837 m, 128187 m/sec, 84948733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 119/415 100/2000 MedleyA-PT-04-LTLFireability-04 15283389 m, 110110 m/sec, 88638466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 124/415 105/2000 MedleyA-PT-04-LTLFireability-04 16033688 m, 150059 m/sec, 92507992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 129/415 109/2000 MedleyA-PT-04-LTLFireability-04 16702341 m, 133730 m/sec, 96368021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 134/415 112/2000 MedleyA-PT-04-LTLFireability-04 17265138 m, 112559 m/sec, 100061793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 139/415 117/2000 MedleyA-PT-04-LTLFireability-04 17989080 m, 144788 m/sec, 103943777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 144/415 122/2000 MedleyA-PT-04-LTLFireability-04 18660823 m, 134348 m/sec, 107814417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 149/415 125/2000 MedleyA-PT-04-LTLFireability-04 19257046 m, 119244 m/sec, 111541054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 154/415 130/2000 MedleyA-PT-04-LTLFireability-04 19956636 m, 139918 m/sec, 115398116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 159/415 134/2000 MedleyA-PT-04-LTLFireability-04 20641864 m, 137045 m/sec, 119325265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 164/415 138/2000 MedleyA-PT-04-LTLFireability-04 21256621 m, 122951 m/sec, 123117219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 169/415 143/2000 MedleyA-PT-04-LTLFireability-04 21953565 m, 139388 m/sec, 127063196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 174/415 148/2000 MedleyA-PT-04-LTLFireability-04 22681098 m, 145506 m/sec, 131186305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 179/415 152/2000 MedleyA-PT-04-LTLFireability-04 23329692 m, 129718 m/sec, 135164350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 184/415 157/2000 MedleyA-PT-04-LTLFireability-04 24056008 m, 145263 m/sec, 139295127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 189/415 162/2000 MedleyA-PT-04-LTLFireability-04 24822066 m, 153211 m/sec, 143657267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 194/415 166/2000 MedleyA-PT-04-LTLFireability-04 25466322 m, 128851 m/sec, 147641114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 199/415 171/2000 MedleyA-PT-04-LTLFireability-04 26225249 m, 151785 m/sec, 151887674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 204/415 175/2000 MedleyA-PT-04-LTLFireability-04 26971854 m, 149321 m/sec, 156191289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 209/415 180/2000 MedleyA-PT-04-LTLFireability-04 27624819 m, 130593 m/sec, 160272431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 214/415 185/2000 MedleyA-PT-04-LTLFireability-04 28398951 m, 154826 m/sec, 164515971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 219/415 190/2000 MedleyA-PT-04-LTLFireability-04 29141392 m, 148488 m/sec, 168789330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 224/415 194/2000 MedleyA-PT-04-LTLFireability-04 29769644 m, 125650 m/sec, 172839055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 229/415 199/2000 MedleyA-PT-04-LTLFireability-04 30562309 m, 158533 m/sec, 177095957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 234/415 204/2000 MedleyA-PT-04-LTLFireability-04 31301456 m, 147829 m/sec, 181340170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 239/415 208/2000 MedleyA-PT-04-LTLFireability-04 31913102 m, 122329 m/sec, 185366053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 244/415 213/2000 MedleyA-PT-04-LTLFireability-04 32714787 m, 160337 m/sec, 189604750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 249/415 217/2000 MedleyA-PT-04-LTLFireability-04 33438795 m, 144801 m/sec, 193811096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 254/415 221/2000 MedleyA-PT-04-LTLFireability-04 34045681 m, 121377 m/sec, 197822695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 259/415 227/2000 MedleyA-PT-04-LTLFireability-04 34856757 m, 162215 m/sec, 202057163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 264/415 231/2000 MedleyA-PT-04-LTLFireability-04 35568773 m, 142403 m/sec, 206207014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 269/415 235/2000 MedleyA-PT-04-LTLFireability-04 36164535 m, 119152 m/sec, 210202338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 274/415 240/2000 MedleyA-PT-04-LTLFireability-04 36988825 m, 164858 m/sec, 214447296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 279/415 245/2000 MedleyA-PT-04-LTLFireability-04 37690389 m, 140312 m/sec, 218576165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 284/415 249/2000 MedleyA-PT-04-LTLFireability-04 38302046 m, 122331 m/sec, 222578021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 289/415 254/2000 MedleyA-PT-04-LTLFireability-04 39108012 m, 161193 m/sec, 226789187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 294/415 259/2000 MedleyA-PT-04-LTLFireability-04 39774934 m, 133384 m/sec, 230380892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 299/415 262/2000 MedleyA-PT-04-LTLFireability-04 40299838 m, 104980 m/sec, 233354524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 304/415 266/2000 MedleyA-PT-04-LTLFireability-04 40943295 m, 128691 m/sec, 236574407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 309/415 270/2000 MedleyA-PT-04-LTLFireability-04 41535194 m, 118379 m/sec, 239770935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 314/415 274/2000 MedleyA-PT-04-LTLFireability-04 42100653 m, 113091 m/sec, 242865864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 319/415 277/2000 MedleyA-PT-04-LTLFireability-04 42622562 m, 104381 m/sec, 246022695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 324/415 280/2000 MedleyA-PT-04-LTLFireability-04 43103333 m, 96154 m/sec, 249104035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 329/415 284/2000 MedleyA-PT-04-LTLFireability-04 43685753 m, 116484 m/sec, 252264858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 334/415 288/2000 MedleyA-PT-04-LTLFireability-04 44293694 m, 121588 m/sec, 255444150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 339/415 292/2000 MedleyA-PT-04-LTLFireability-04 44894258 m, 120112 m/sec, 258629175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 344/415 295/2000 MedleyA-PT-04-LTLFireability-04 45434485 m, 108045 m/sec, 261847482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 349/415 299/2000 MedleyA-PT-04-LTLFireability-04 45939620 m, 101027 m/sec, 265033787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 354/415 302/2000 MedleyA-PT-04-LTLFireability-04 46427378 m, 97551 m/sec, 268107510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 359/415 306/2000 MedleyA-PT-04-LTLFireability-04 47069928 m, 128510 m/sec, 271342848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 364/415 310/2000 MedleyA-PT-04-LTLFireability-04 47655433 m, 117101 m/sec, 274505324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 369/415 313/2000 MedleyA-PT-04-LTLFireability-04 48221373 m, 113188 m/sec, 277621042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 374/415 317/2000 MedleyA-PT-04-LTLFireability-04 48723187 m, 100362 m/sec, 280756423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 379/415 320/2000 MedleyA-PT-04-LTLFireability-04 49236471 m, 102656 m/sec, 283852762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 384/415 324/2000 MedleyA-PT-04-LTLFireability-04 49866790 m, 126063 m/sec, 287186983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 389/415 328/2000 MedleyA-PT-04-LTLFireability-04 50484141 m, 123470 m/sec, 290575790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 394/415 332/2000 MedleyA-PT-04-LTLFireability-04 51088302 m, 120832 m/sec, 293885017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 399/415 336/2000 MedleyA-PT-04-LTLFireability-04 51645246 m, 111388 m/sec, 297272017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 404/415 339/2000 MedleyA-PT-04-LTLFireability-04 52161187 m, 103188 m/sec, 300544279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 409/415 343/2000 MedleyA-PT-04-LTLFireability-04 52800892 m, 127941 m/sec, 303928931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 414/415 347/2000 MedleyA-PT-04-LTLFireability-04 53443521 m, 128525 m/sec, 307346579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for MedleyA-PT-04-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MedleyA-PT-04-LTLFireability-01
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 MedleyA-PT-04-LTLFireability-04
[[35mlola[0m][I] time limit : 2908 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MedleyA-PT-04-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/415 5/5 MedleyA-PT-04-LTLFireability-04 758663 m, -10536971 m/sec, 4034991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for MedleyA-PT-04-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 MedleyA-PT-04-LTLFireability-00
[[35mlola[0m][I] time limit : 483 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/483 6/2000 MedleyA-PT-04-LTLFireability-00 774034 m, 154806 m/sec, 4108098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/483 10/2000 MedleyA-PT-04-LTLFireability-00 1522422 m, 149677 m/sec, 8015944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/483 15/2000 MedleyA-PT-04-LTLFireability-00 2187143 m, 132944 m/sec, 11910252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/483 18/2000 MedleyA-PT-04-LTLFireability-00 2711265 m, 104824 m/sec, 15399707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/483 23/2000 MedleyA-PT-04-LTLFireability-00 3411376 m, 140022 m/sec, 19084415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/483 27/2000 MedleyA-PT-04-LTLFireability-00 4038869 m, 125498 m/sec, 22699375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/483 30/2000 MedleyA-PT-04-LTLFireability-00 4609451 m, 114116 m/sec, 26257764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/483 35/2000 MedleyA-PT-04-LTLFireability-00 5247175 m, 127544 m/sec, 29825126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/483 39/2000 MedleyA-PT-04-LTLFireability-00 5871993 m, 124963 m/sec, 33371058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/483 43/2000 MedleyA-PT-04-LTLFireability-00 6475755 m, 120752 m/sec, 36943909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/483 46/2000 MedleyA-PT-04-LTLFireability-00 7016387 m, 108126 m/sec, 40460416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/483 51/2000 MedleyA-PT-04-LTLFireability-00 7725382 m, 141799 m/sec, 44133438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/483 55/2000 MedleyA-PT-04-LTLFireability-00 8363290 m, 127581 m/sec, 47832489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/483 58/2000 MedleyA-PT-04-LTLFireability-00 8915682 m, 110478 m/sec, 51461683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/483 63/2000 MedleyA-PT-04-LTLFireability-00 9623848 m, 141633 m/sec, 55237978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/483 67/2000 MedleyA-PT-04-LTLFireability-00 10281512 m, 131532 m/sec, 59044782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/483 71/2000 MedleyA-PT-04-LTLFireability-00 10877226 m, 119142 m/sec, 62746979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/483 75/2000 MedleyA-PT-04-LTLFireability-00 11460921 m, 116739 m/sec, 66043430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/483 79/2000 MedleyA-PT-04-LTLFireability-00 12132452 m, 134306 m/sec, 69809109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/483 83/2000 MedleyA-PT-04-LTLFireability-00 12756034 m, 124716 m/sec, 73514644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/483 87/2000 MedleyA-PT-04-LTLFireability-00 13331118 m, 115016 m/sec, 77156641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/483 92/2000 MedleyA-PT-04-LTLFireability-00 14057216 m, 145219 m/sec, 80977854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedleyA-PT-04-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedleyA-PT-04-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MedleyA-PT-04-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/483 96/2000 MedleyA-PT-04-LTLFireability-00 14699677 m, 128492 m/sec, 84734804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MedleyA-PT-04"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MedleyA-PT-04, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r577-smll-171734920300028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MedleyA-PT-04.tgz
mv MedleyA-PT-04 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;