About the Execution of LoLA for FireWire-PT-20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1050649.00 | 0.00 | 0.00 | ?T???T?????????T | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899900322.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-20, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899900322
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 592K
-rw-r--r-- 1 mcc users 5.8K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 6.5K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 60K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 247K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-00
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-01
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-02
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-03
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-04
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-05
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-06
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-07
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-08
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-09
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-10
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-11
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-12
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-13
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-14
FORMULA_NAME FireWire-PT-20-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717429953185
starting LoLA
BK_EXAMINATION: CTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-20-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-20-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-20-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717431003834
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FireWire-PT-20-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FireWire-PT-20-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 614
[[35mlola[0m][I] fired transitions : 2434
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 15 FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 50 FireWire-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 50 FireWire-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 15 FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for FireWire-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 15 FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 34 FireWire-PT-20-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type FNDP) for FireWire-PT-20-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 95 (type EQUN) for 15 FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 97 (type EQUN) for 15 FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 97 (type EQUN) for FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 101 (type EQUN) for 66 FireWire-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 95 (type EQUN) for FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 15 FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for FireWire-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 374
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for FireWire-PT-20-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 FireWire-PT-20-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 103 (type EQUN) for 66 FireWire-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 101 (type EQUN) for FireWire-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for FireWire-PT-20-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11930
[[35mlola[0m][I] fired transitions : 39332
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 FireWire-PT-20-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 103 (type EQUN) for FireWire-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 3/256 2/2000 FireWire-PT-20-CTLFireability-2024-13 392663 m, 78532 m/sec, 1505801 t fired, .
[[35mlola[0m][.] 73 EF FNDP 4/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 14800 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 8/256 5/2000 FireWire-PT-20-CTLFireability-2024-13 1043943 m, 130256 m/sec, 3655331 t fired, .
[[35mlola[0m][.] 73 EF FNDP 9/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 31186 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 13/256 8/2000 FireWire-PT-20-CTLFireability-2024-13 1620079 m, 115227 m/sec, 5802900 t fired, .
[[35mlola[0m][.] 73 EF FNDP 14/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 47425 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 18/256 11/2000 FireWire-PT-20-CTLFireability-2024-13 2182834 m, 112551 m/sec, 7942174 t fired, .
[[35mlola[0m][.] 73 EF FNDP 19/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 63500 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 23/256 13/2000 FireWire-PT-20-CTLFireability-2024-13 2764663 m, 116365 m/sec, 10065259 t fired, .
[[35mlola[0m][.] 73 EF FNDP 24/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 79646 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 28/256 16/2000 FireWire-PT-20-CTLFireability-2024-13 3339673 m, 115002 m/sec, 12205956 t fired, .
[[35mlola[0m][.] 73 EF FNDP 29/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 95636 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 33/256 19/2000 FireWire-PT-20-CTLFireability-2024-13 3894115 m, 110888 m/sec, 14330855 t fired, .
[[35mlola[0m][.] 73 EF FNDP 34/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 111637 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 38/256 21/2000 FireWire-PT-20-CTLFireability-2024-13 4387316 m, 98640 m/sec, 16447112 t fired, .
[[35mlola[0m][.] 73 EF FNDP 39/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 127589 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 43/256 23/2000 FireWire-PT-20-CTLFireability-2024-13 4892128 m, 100962 m/sec, 18544330 t fired, .
[[35mlola[0m][.] 73 EF FNDP 44/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 143635 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 48/256 26/2000 FireWire-PT-20-CTLFireability-2024-13 5372364 m, 96047 m/sec, 20635843 t fired, .
[[35mlola[0m][.] 73 EF FNDP 49/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 159671 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 53/256 28/2000 FireWire-PT-20-CTLFireability-2024-13 5836676 m, 92862 m/sec, 22713568 t fired, .
[[35mlola[0m][.] 73 EF FNDP 54/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 175755 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 58/256 30/2000 FireWire-PT-20-CTLFireability-2024-13 6281417 m, 88948 m/sec, 24789846 t fired, .
[[35mlola[0m][.] 73 EF FNDP 59/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 191773 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 63/256 32/2000 FireWire-PT-20-CTLFireability-2024-13 6737905 m, 91297 m/sec, 26902715 t fired, .
[[35mlola[0m][.] 73 EF FNDP 64/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 207705 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 68/256 35/2000 FireWire-PT-20-CTLFireability-2024-13 7253695 m, 103158 m/sec, 29018335 t fired, .
[[35mlola[0m][.] 73 EF FNDP 69/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 223681 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 73/256 37/2000 FireWire-PT-20-CTLFireability-2024-13 7731343 m, 95529 m/sec, 31072974 t fired, .
[[35mlola[0m][.] 73 EF FNDP 74/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 239667 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 78/256 39/2000 FireWire-PT-20-CTLFireability-2024-13 8212857 m, 96302 m/sec, 33133294 t fired, .
[[35mlola[0m][.] 73 EF FNDP 79/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 255619 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 83/256 41/2000 FireWire-PT-20-CTLFireability-2024-13 8663689 m, 90166 m/sec, 35196862 t fired, .
[[35mlola[0m][.] 73 EF FNDP 84/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 271625 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 88/256 43/2000 FireWire-PT-20-CTLFireability-2024-13 9102457 m, 87753 m/sec, 37252745 t fired, .
[[35mlola[0m][.] 73 EF FNDP 89/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 287648 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 93/256 45/2000 FireWire-PT-20-CTLFireability-2024-13 9524977 m, 84504 m/sec, 39261213 t fired, .
[[35mlola[0m][.] 73 EF FNDP 94/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 303605 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 98/256 47/2000 FireWire-PT-20-CTLFireability-2024-13 9955847 m, 86174 m/sec, 41327959 t fired, .
[[35mlola[0m][.] 73 EF FNDP 99/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 319591 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 103/256 50/2000 FireWire-PT-20-CTLFireability-2024-13 10433881 m, 95606 m/sec, 43402984 t fired, .
[[35mlola[0m][.] 73 EF FNDP 104/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 335556 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 108/256 52/2000 FireWire-PT-20-CTLFireability-2024-13 10857553 m, 84734 m/sec, 45418842 t fired, .
[[35mlola[0m][.] 73 EF FNDP 109/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 351532 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 113/256 54/2000 FireWire-PT-20-CTLFireability-2024-13 11331669 m, 94823 m/sec, 47393436 t fired, .
[[35mlola[0m][.] 73 EF FNDP 114/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 367446 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 118/256 56/2000 FireWire-PT-20-CTLFireability-2024-13 11826853 m, 99036 m/sec, 49453646 t fired, .
[[35mlola[0m][.] 73 EF FNDP 119/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 383402 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 123/256 58/2000 FireWire-PT-20-CTLFireability-2024-13 12302013 m, 95032 m/sec, 51529370 t fired, .
[[35mlola[0m][.] 73 EF FNDP 124/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 399317 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 128/256 61/2000 FireWire-PT-20-CTLFireability-2024-13 12755358 m, 90669 m/sec, 53607262 t fired, .
[[35mlola[0m][.] 73 EF FNDP 129/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 415368 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 133/256 63/2000 FireWire-PT-20-CTLFireability-2024-13 13190471 m, 87022 m/sec, 55659392 t fired, .
[[35mlola[0m][.] 73 EF FNDP 134/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 431367 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 138/256 65/2000 FireWire-PT-20-CTLFireability-2024-13 13661749 m, 94255 m/sec, 57741200 t fired, .
[[35mlola[0m][.] 73 EF FNDP 139/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 447447 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 143/256 67/2000 FireWire-PT-20-CTLFireability-2024-13 14178309 m, 103312 m/sec, 59859470 t fired, .
[[35mlola[0m][.] 73 EF FNDP 144/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 463459 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 148/256 70/2000 FireWire-PT-20-CTLFireability-2024-13 14721414 m, 108621 m/sec, 62039419 t fired, .
[[35mlola[0m][.] 73 EF FNDP 149/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 479517 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 153/256 72/2000 FireWire-PT-20-CTLFireability-2024-13 15255256 m, 106768 m/sec, 64151284 t fired, .
[[35mlola[0m][.] 73 EF FNDP 154/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 495560 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 158/256 75/2000 FireWire-PT-20-CTLFireability-2024-13 15746883 m, 98325 m/sec, 66216005 t fired, .
[[35mlola[0m][.] 73 EF FNDP 159/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 511569 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 163/256 77/2000 FireWire-PT-20-CTLFireability-2024-13 16225836 m, 95790 m/sec, 68263809 t fired, .
[[35mlola[0m][.] 73 EF FNDP 164/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 527500 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 168/256 79/2000 FireWire-PT-20-CTLFireability-2024-13 16714776 m, 97788 m/sec, 70355596 t fired, .
[[35mlola[0m][.] 73 EF FNDP 169/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 543465 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 173/256 81/2000 FireWire-PT-20-CTLFireability-2024-13 17173679 m, 91780 m/sec, 72403100 t fired, .
[[35mlola[0m][.] 73 EF FNDP 174/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 559434 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 178/256 83/2000 FireWire-PT-20-CTLFireability-2024-13 17597727 m, 84809 m/sec, 74432483 t fired, .
[[35mlola[0m][.] 73 EF FNDP 179/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 575385 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 183/256 85/2000 FireWire-PT-20-CTLFireability-2024-13 18010730 m, 82600 m/sec, 76467422 t fired, .
[[35mlola[0m][.] 73 EF FNDP 184/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 591326 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 188/256 87/2000 FireWire-PT-20-CTLFireability-2024-13 18462649 m, 90383 m/sec, 78540936 t fired, .
[[35mlola[0m][.] 73 EF FNDP 189/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 607338 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 193/256 90/2000 FireWire-PT-20-CTLFireability-2024-13 18956152 m, 98700 m/sec, 80619083 t fired, .
[[35mlola[0m][.] 73 EF FNDP 194/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 623255 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 198/256 92/2000 FireWire-PT-20-CTLFireability-2024-13 19395104 m, 87790 m/sec, 82671526 t fired, .
[[35mlola[0m][.] 73 EF FNDP 199/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 639294 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 203/256 94/2000 FireWire-PT-20-CTLFireability-2024-13 19844664 m, 89912 m/sec, 84596447 t fired, .
[[35mlola[0m][.] 73 EF FNDP 204/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 655275 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 208/256 96/2000 FireWire-PT-20-CTLFireability-2024-13 20385701 m, 108207 m/sec, 86679060 t fired, .
[[35mlola[0m][.] 73 EF FNDP 209/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 671496 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 213/256 99/2000 FireWire-PT-20-CTLFireability-2024-13 20890029 m, 100865 m/sec, 88818713 t fired, .
[[35mlola[0m][.] 73 EF FNDP 214/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 687695 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 218/256 101/2000 FireWire-PT-20-CTLFireability-2024-13 21364330 m, 94860 m/sec, 90917849 t fired, .
[[35mlola[0m][.] 73 EF FNDP 219/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 703684 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 223/256 103/2000 FireWire-PT-20-CTLFireability-2024-13 21838691 m, 94872 m/sec, 93002338 t fired, .
[[35mlola[0m][.] 73 EF FNDP 224/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 719709 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 228/256 106/2000 FireWire-PT-20-CTLFireability-2024-13 22363947 m, 105051 m/sec, 95074801 t fired, .
[[35mlola[0m][.] 73 EF FNDP 229/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 735633 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 233/256 108/2000 FireWire-PT-20-CTLFireability-2024-13 22779543 m, 83119 m/sec, 97159476 t fired, .
[[35mlola[0m][.] 73 EF FNDP 234/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 751651 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 238/256 110/2000 FireWire-PT-20-CTLFireability-2024-13 23261342 m, 96359 m/sec, 99267656 t fired, .
[[35mlola[0m][.] 73 EF FNDP 239/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 767609 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 243/256 112/2000 FireWire-PT-20-CTLFireability-2024-13 23740318 m, 95795 m/sec, 101365604 t fired, .
[[35mlola[0m][.] 73 EF FNDP 244/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 783518 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 248/256 114/2000 FireWire-PT-20-CTLFireability-2024-13 24226823 m, 97301 m/sec, 103445762 t fired, .
[[35mlola[0m][.] 73 EF FNDP 249/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 799414 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 253/256 117/2000 FireWire-PT-20-CTLFireability-2024-13 24704224 m, 95480 m/sec, 105539736 t fired, .
[[35mlola[0m][.] 73 EF FNDP 254/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 815397 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 64 (type EXCL) for FireWire-PT-20-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EF FNDP 259/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 831340 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 56 FireWire-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 FireWire-PT-20-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3329 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for FireWire-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 5/256 3/5 FireWire-PT-20-CTLFireability-2024-13 626344 m, -4815576 m/sec, 2281866 t fired, .
[[35mlola[0m][.] 73 EF FNDP 264/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 847214 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 64 (type EXCL) for FireWire-PT-20-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EF FNDP 269/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 863215 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 56 FireWire-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 5/276 5/2000 FireWire-PT-20-CTLFireability-2024-12 866011 m, 173202 m/sec, 2158114 t fired, .
[[35mlola[0m][.] 73 EF FNDP 274/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 879153 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 10/276 8/2000 FireWire-PT-20-CTLFireability-2024-12 1645875 m, 155972 m/sec, 4265799 t fired, .
[[35mlola[0m][.] 73 EF FNDP 279/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 895173 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 15/276 12/2000 FireWire-PT-20-CTLFireability-2024-12 2417845 m, 154394 m/sec, 6367657 t fired, .
[[35mlola[0m][.] 73 EF FNDP 284/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 911137 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 20/276 16/2000 FireWire-PT-20-CTLFireability-2024-12 3195864 m, 155603 m/sec, 8461155 t fired, .
[[35mlola[0m][.] 73 EF FNDP 289/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 927080 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 25/276 19/2000 FireWire-PT-20-CTLFireability-2024-12 3928409 m, 146509 m/sec, 10543972 t fired, .
[[35mlola[0m][.] 73 EF FNDP 294/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 943050 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 30/276 22/2000 FireWire-PT-20-CTLFireability-2024-12 4579467 m, 130211 m/sec, 12623390 t fired, .
[[35mlola[0m][.] 73 EF FNDP 299/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 959023 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 35/276 25/2000 FireWire-PT-20-CTLFireability-2024-12 5211458 m, 126398 m/sec, 14682162 t fired, .
[[35mlola[0m][.] 73 EF FNDP 304/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 975020 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 40/276 28/2000 FireWire-PT-20-CTLFireability-2024-12 5798295 m, 117367 m/sec, 16725609 t fired, .
[[35mlola[0m][.] 73 EF FNDP 309/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 990928 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 45/276 30/2000 FireWire-PT-20-CTLFireability-2024-12 6350623 m, 110465 m/sec, 18793340 t fired, .
[[35mlola[0m][.] 73 EF FNDP 314/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1006978 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 50/276 33/2000 FireWire-PT-20-CTLFireability-2024-12 6962029 m, 122281 m/sec, 20907091 t fired, .
[[35mlola[0m][.] 73 EF FNDP 319/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1022950 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 55/276 36/2000 FireWire-PT-20-CTLFireability-2024-12 7617571 m, 131108 m/sec, 22943886 t fired, .
[[35mlola[0m][.] 73 EF FNDP 324/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1038825 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 60/276 39/2000 FireWire-PT-20-CTLFireability-2024-12 8227682 m, 122022 m/sec, 24963996 t fired, .
[[35mlola[0m][.] 73 EF FNDP 329/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1054751 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 65/276 42/2000 FireWire-PT-20-CTLFireability-2024-12 8812651 m, 116993 m/sec, 26990805 t fired, .
[[35mlola[0m][.] 73 EF FNDP 334/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1070651 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 70/276 44/2000 FireWire-PT-20-CTLFireability-2024-12 9338779 m, 105225 m/sec, 28990912 t fired, .
[[35mlola[0m][.] 73 EF FNDP 339/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1086572 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 75/276 47/2000 FireWire-PT-20-CTLFireability-2024-12 9842613 m, 100766 m/sec, 30999230 t fired, .
[[35mlola[0m][.] 73 EF FNDP 344/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1102547 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 80/276 50/2000 FireWire-PT-20-CTLFireability-2024-12 10455780 m, 122633 m/sec, 33040147 t fired, .
[[35mlola[0m][.] 73 EF FNDP 349/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1118446 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 85/276 52/2000 FireWire-PT-20-CTLFireability-2024-12 10991653 m, 107174 m/sec, 34992040 t fired, .
[[35mlola[0m][.] 73 EF FNDP 354/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1134353 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 90/276 55/2000 FireWire-PT-20-CTLFireability-2024-12 11636997 m, 129068 m/sec, 36962555 t fired, .
[[35mlola[0m][.] 73 EF FNDP 359/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1150401 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 95/276 58/2000 FireWire-PT-20-CTLFireability-2024-12 12229242 m, 118449 m/sec, 39000095 t fired, .
[[35mlola[0m][.] 73 EF FNDP 364/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1166289 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 100/276 61/2000 FireWire-PT-20-CTLFireability-2024-12 12816820 m, 117515 m/sec, 41051285 t fired, .
[[35mlola[0m][.] 73 EF FNDP 369/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1182202 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 105/276 63/2000 FireWire-PT-20-CTLFireability-2024-12 13356913 m, 108018 m/sec, 43109451 t fired, .
[[35mlola[0m][.] 73 EF FNDP 374/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1198169 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 110/276 67/2000 FireWire-PT-20-CTLFireability-2024-12 14041261 m, 136869 m/sec, 45181721 t fired, .
[[35mlola[0m][.] 73 EF FNDP 379/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1214111 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 115/276 70/2000 FireWire-PT-20-CTLFireability-2024-12 14724084 m, 136564 m/sec, 47325882 t fired, .
[[35mlola[0m][.] 73 EF FNDP 384/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1230125 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 120/276 73/2000 FireWire-PT-20-CTLFireability-2024-12 15405117 m, 136206 m/sec, 49381966 t fired, .
[[35mlola[0m][.] 73 EF FNDP 389/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1246150 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 125/276 76/2000 FireWire-PT-20-CTLFireability-2024-12 16029065 m, 124789 m/sec, 51399137 t fired, .
[[35mlola[0m][.] 73 EF FNDP 394/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1261992 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 130/276 79/2000 FireWire-PT-20-CTLFireability-2024-12 16657700 m, 125727 m/sec, 53441633 t fired, .
[[35mlola[0m][.] 73 EF FNDP 399/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1277913 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 135/276 82/2000 FireWire-PT-20-CTLFireability-2024-12 17229338 m, 114327 m/sec, 55460969 t fired, .
[[35mlola[0m][.] 73 EF FNDP 404/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1293853 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 140/276 84/2000 FireWire-PT-20-CTLFireability-2024-12 17762030 m, 106538 m/sec, 57455116 t fired, .
[[35mlola[0m][.] 73 EF FNDP 409/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1309823 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 145/276 87/2000 FireWire-PT-20-CTLFireability-2024-12 18274816 m, 102557 m/sec, 59459049 t fired, .
[[35mlola[0m][.] 73 EF FNDP 414/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1325834 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 150/276 90/2000 FireWire-PT-20-CTLFireability-2024-12 18914800 m, 127996 m/sec, 61541435 t fired, .
[[35mlola[0m][.] 73 EF FNDP 419/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1341818 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 155/276 92/2000 FireWire-PT-20-CTLFireability-2024-12 19470723 m, 111184 m/sec, 63551047 t fired, .
[[35mlola[0m][.] 73 EF FNDP 424/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1357842 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 160/276 95/2000 FireWire-PT-20-CTLFireability-2024-12 20091174 m, 124090 m/sec, 65457611 t fired, .
[[35mlola[0m][.] 73 EF FNDP 429/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1374031 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 165/276 98/2000 FireWire-PT-20-CTLFireability-2024-12 20755723 m, 132909 m/sec, 67490084 t fired, .
[[35mlola[0m][.] 73 EF FNDP 434/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1390124 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 170/276 101/2000 FireWire-PT-20-CTLFireability-2024-12 21365774 m, 122010 m/sec, 69560132 t fired, .
[[35mlola[0m][.] 73 EF FNDP 439/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1406173 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 175/276 104/2000 FireWire-PT-20-CTLFireability-2024-12 22005423 m, 127929 m/sec, 71598921 t fired, .
[[35mlola[0m][.] 73 EF FNDP 444/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1422224 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 180/276 107/2000 FireWire-PT-20-CTLFireability-2024-12 22593349 m, 117585 m/sec, 73638041 t fired, .
[[35mlola[0m][.] 73 EF FNDP 449/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1438279 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 185/276 110/2000 FireWire-PT-20-CTLFireability-2024-12 23175750 m, 116480 m/sec, 75708930 t fired, .
[[35mlola[0m][.] 73 EF FNDP 454/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1454348 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 190/276 112/2000 FireWire-PT-20-CTLFireability-2024-12 23784977 m, 121845 m/sec, 77773462 t fired, .
[[35mlola[0m][.] 73 EF FNDP 459/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1470377 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 195/276 115/2000 FireWire-PT-20-CTLFireability-2024-12 24418274 m, 126659 m/sec, 79827360 t fired, .
[[35mlola[0m][.] 73 EF FNDP 464/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1486480 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 200/276 118/2000 FireWire-PT-20-CTLFireability-2024-12 25022285 m, 120802 m/sec, 81877311 t fired, .
[[35mlola[0m][.] 73 EF FNDP 469/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1501026 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 205/276 121/2000 FireWire-PT-20-CTLFireability-2024-12 25679557 m, 131454 m/sec, 83922895 t fired, .
[[35mlola[0m][.] 73 EF FNDP 474/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1517162 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 210/276 124/2000 FireWire-PT-20-CTLFireability-2024-12 26240576 m, 112203 m/sec, 86009448 t fired, .
[[35mlola[0m][.] 73 EF FNDP 479/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1533310 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 215/276 126/2000 FireWire-PT-20-CTLFireability-2024-12 26696163 m, 91117 m/sec, 88077650 t fired, .
[[35mlola[0m][.] 73 EF FNDP 484/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1549483 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 220/276 128/2000 FireWire-PT-20-CTLFireability-2024-12 27124645 m, 85696 m/sec, 90127751 t fired, .
[[35mlola[0m][.] 73 EF FNDP 489/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1565589 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 225/276 130/2000 FireWire-PT-20-CTLFireability-2024-12 27516292 m, 78329 m/sec, 92126771 t fired, .
[[35mlola[0m][.] 73 EF FNDP 494/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1581817 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 230/276 132/2000 FireWire-PT-20-CTLFireability-2024-12 27913421 m, 79425 m/sec, 94160823 t fired, .
[[35mlola[0m][.] 73 EF FNDP 499/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1598164 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 235/276 134/2000 FireWire-PT-20-CTLFireability-2024-12 28277469 m, 72809 m/sec, 96115192 t fired, .
[[35mlola[0m][.] 73 EF FNDP 504/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1614554 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 240/276 135/2000 FireWire-PT-20-CTLFireability-2024-12 28648019 m, 74110 m/sec, 98110596 t fired, .
[[35mlola[0m][.] 73 EF FNDP 509/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1630922 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 245/276 137/2000 FireWire-PT-20-CTLFireability-2024-12 29009094 m, 72215 m/sec, 100115746 t fired, .
[[35mlola[0m][.] 73 EF FNDP 514/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1647278 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 250/276 139/2000 FireWire-PT-20-CTLFireability-2024-12 29360285 m, 70238 m/sec, 102108069 t fired, .
[[35mlola[0m][.] 73 EF FNDP 519/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1663578 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 255/276 140/2000 FireWire-PT-20-CTLFireability-2024-12 29695960 m, 67135 m/sec, 104173984 t fired, .
[[35mlola[0m][.] 73 EF FNDP 524/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1679326 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 260/276 143/2000 FireWire-PT-20-CTLFireability-2024-12 30328084 m, 126424 m/sec, 106273317 t fired, .
[[35mlola[0m][.] 73 EF FNDP 529/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1695091 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 265/276 146/2000 FireWire-PT-20-CTLFireability-2024-12 31014710 m, 137325 m/sec, 108369531 t fired, .
[[35mlola[0m][.] 73 EF FNDP 534/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1710947 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 270/276 149/2000 FireWire-PT-20-CTLFireability-2024-12 31472181 m, 91494 m/sec, 110470709 t fired, .
[[35mlola[0m][.] 73 EF FNDP 539/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1726750 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 275/276 151/2000 FireWire-PT-20-CTLFireability-2024-12 31956849 m, 96933 m/sec, 112571302 t fired, .
[[35mlola[0m][.] 73 EF FNDP 544/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1742531 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for FireWire-PT-20-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 1 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EF FNDP 549/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1758358 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FireWire-PT-20-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 56 FireWire-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 3039 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for FireWire-PT-20-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 141
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 5/276 5/5 FireWire-PT-20-CTLFireability-2024-12 869494 m, -6217471 m/sec, 2167080 t fired, .
[[35mlola[0m][.] 73 EF FNDP 554/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1774105 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for FireWire-PT-20-CTLFireability-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 1 0 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EF FNDP 559/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1789916 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FireWire-PT-20-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FireWire-PT-20-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 525
[[35mlola[0m][I] fired transitions : 1755
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FireWire-PT-20-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 336 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for FireWire-PT-20-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 68
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 FireWire-PT-20-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 378 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 5/378 3/2000 FireWire-PT-20-CTLFireability-2024-06 639470 m, 127894 m/sec, 2325835 t fired, .
[[35mlola[0m][.] 73 EF FNDP 564/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1805692 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 10/378 7/2000 FireWire-PT-20-CTLFireability-2024-06 1299804 m, 132066 m/sec, 4600188 t fired, .
[[35mlola[0m][.] 73 EF FNDP 569/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1821521 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 15/378 9/2000 FireWire-PT-20-CTLFireability-2024-06 1908092 m, 121657 m/sec, 6868245 t fired, .
[[35mlola[0m][.] 73 EF FNDP 574/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1837400 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 20/378 12/2000 FireWire-PT-20-CTLFireability-2024-06 2504820 m, 119345 m/sec, 9121248 t fired, .
[[35mlola[0m][.] 73 EF FNDP 579/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1853480 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 25/378 15/2000 FireWire-PT-20-CTLFireability-2024-06 3114880 m, 122012 m/sec, 11375477 t fired, .
[[35mlola[0m][.] 73 EF FNDP 584/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1869418 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 30/378 18/2000 FireWire-PT-20-CTLFireability-2024-06 3715613 m, 120146 m/sec, 13622682 t fired, .
[[35mlola[0m][.] 73 EF FNDP 589/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1885492 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 35/378 20/2000 FireWire-PT-20-CTLFireability-2024-06 4252037 m, 107284 m/sec, 15862081 t fired, .
[[35mlola[0m][.] 73 EF FNDP 594/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1901443 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 40/378 23/2000 FireWire-PT-20-CTLFireability-2024-06 4789782 m, 107549 m/sec, 18101602 t fired, .
[[35mlola[0m][.] 73 EF FNDP 599/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1917430 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 45/378 25/2000 FireWire-PT-20-CTLFireability-2024-06 5300783 m, 102200 m/sec, 20300370 t fired, .
[[35mlola[0m][.] 73 EF FNDP 604/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1933476 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 50/378 28/2000 FireWire-PT-20-CTLFireability-2024-06 5792786 m, 98400 m/sec, 22499382 t fired, .
[[35mlola[0m][.] 73 EF FNDP 609/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1949486 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 55/378 30/2000 FireWire-PT-20-CTLFireability-2024-06 6260354 m, 93513 m/sec, 24689217 t fired, .
[[35mlola[0m][.] 73 EF FNDP 614/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1965532 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 60/378 32/2000 FireWire-PT-20-CTLFireability-2024-06 6743947 m, 96718 m/sec, 26924782 t fired, .
[[35mlola[0m][.] 73 EF FNDP 619/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1981487 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 65/378 35/2000 FireWire-PT-20-CTLFireability-2024-06 7282521 m, 107714 m/sec, 29165621 t fired, .
[[35mlola[0m][.] 73 EF FNDP 624/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 1997546 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 70/378 37/2000 FireWire-PT-20-CTLFireability-2024-06 7788072 m, 101110 m/sec, 31327825 t fired, .
[[35mlola[0m][.] 73 EF FNDP 629/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2013579 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 75/378 40/2000 FireWire-PT-20-CTLFireability-2024-06 8311994 m, 104784 m/sec, 33528024 t fired, .
[[35mlola[0m][.] 73 EF FNDP 634/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2029567 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 80/378 42/2000 FireWire-PT-20-CTLFireability-2024-06 8788007 m, 95202 m/sec, 35704169 t fired, .
[[35mlola[0m][.] 73 EF FNDP 639/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2045541 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 85/378 44/2000 FireWire-PT-20-CTLFireability-2024-06 9236221 m, 89642 m/sec, 37847743 t fired, .
[[35mlola[0m][.] 73 EF FNDP 644/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2061522 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 90/378 46/2000 FireWire-PT-20-CTLFireability-2024-06 9666443 m, 86044 m/sec, 39982617 t fired, .
[[35mlola[0m][.] 73 EF FNDP 649/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2077508 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 95/378 48/2000 FireWire-PT-20-CTLFireability-2024-06 10139904 m, 94692 m/sec, 42166270 t fired, .
[[35mlola[0m][.] 73 EF FNDP 654/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2093555 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 100/378 51/2000 FireWire-PT-20-CTLFireability-2024-06 10629569 m, 97933 m/sec, 44355377 t fired, .
[[35mlola[0m][.] 73 EF FNDP 659/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2109531 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 105/378 53/2000 FireWire-PT-20-CTLFireability-2024-06 11086086 m, 91303 m/sec, 46417367 t fired, .
[[35mlola[0m][.] 73 EF FNDP 664/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2125577 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 110/378 55/2000 FireWire-PT-20-CTLFireability-2024-06 11634200 m, 109622 m/sec, 48586312 t fired, .
[[35mlola[0m][.] 73 EF FNDP 669/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2141675 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 115/378 58/2000 FireWire-PT-20-CTLFireability-2024-06 12127647 m, 98689 m/sec, 50795093 t fired, .
[[35mlola[0m][.] 73 EF FNDP 674/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2157749 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 120/378 60/2000 FireWire-PT-20-CTLFireability-2024-06 12622402 m, 98951 m/sec, 52983572 t fired, .
[[35mlola[0m][.] 73 EF FNDP 679/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2173794 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 125/378 62/2000 FireWire-PT-20-CTLFireability-2024-06 13094885 m, 94496 m/sec, 55161029 t fired, .
[[35mlola[0m][.] 73 EF FNDP 684/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2189833 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 130/378 64/2000 FireWire-PT-20-CTLFireability-2024-06 13559155 m, 92854 m/sec, 57345728 t fired, .
[[35mlola[0m][.] 73 EF FNDP 689/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2205933 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 135/378 67/2000 FireWire-PT-20-CTLFireability-2024-06 14116484 m, 111465 m/sec, 59583123 t fired, .
[[35mlola[0m][.] 73 EF FNDP 694/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2222106 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 140/378 70/2000 FireWire-PT-20-CTLFireability-2024-06 14678250 m, 112353 m/sec, 61865084 t fired, .
[[35mlola[0m][.] 73 EF FNDP 699/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2238090 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 145/378 72/2000 FireWire-PT-20-CTLFireability-2024-06 15243791 m, 113108 m/sec, 64107843 t fired, .
[[35mlola[0m][.] 73 EF FNDP 704/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2254202 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 150/378 75/2000 FireWire-PT-20-CTLFireability-2024-06 15765975 m, 104436 m/sec, 66288390 t fired, .
[[35mlola[0m][.] 73 EF FNDP 709/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2270231 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 155/378 77/2000 FireWire-PT-20-CTLFireability-2024-06 16276429 m, 102090 m/sec, 68463475 t fired, .
[[35mlola[0m][.] 73 EF FNDP 714/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2286193 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 160/378 80/2000 FireWire-PT-20-CTLFireability-2024-06 16770571 m, 98828 m/sec, 70656719 t fired, .
[[35mlola[0m][.] 73 EF FNDP 719/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2302161 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 165/378 82/2000 FireWire-PT-20-CTLFireability-2024-06 17258065 m, 97498 m/sec, 72818428 t fired, .
[[35mlola[0m][.] 73 EF FNDP 724/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2318259 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 170/378 84/2000 FireWire-PT-20-CTLFireability-2024-06 17709642 m, 90315 m/sec, 74955014 t fired, .
[[35mlola[0m][.] 73 EF FNDP 729/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2334312 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 175/378 86/2000 FireWire-PT-20-CTLFireability-2024-06 18122467 m, 82565 m/sec, 77080420 t fired, .
[[35mlola[0m][.] 73 EF FNDP 734/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2350342 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 180/378 88/2000 FireWire-PT-20-CTLFireability-2024-06 18629835 m, 101473 m/sec, 79290114 t fired, .
[[35mlola[0m][.] 73 EF FNDP 739/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2366410 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 185/378 91/2000 FireWire-PT-20-CTLFireability-2024-06 19144109 m, 102854 m/sec, 81489024 t fired, .
[[35mlola[0m][.] 73 EF FNDP 744/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2382591 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 190/378 93/2000 FireWire-PT-20-CTLFireability-2024-06 19604092 m, 91996 m/sec, 83576336 t fired, .
[[35mlola[0m][.] 73 EF FNDP 749/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2398711 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 195/378 95/2000 FireWire-PT-20-CTLFireability-2024-06 20130863 m, 105354 m/sec, 85696417 t fired, .
[[35mlola[0m][.] 73 EF FNDP 754/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2414744 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 200/378 98/2000 FireWire-PT-20-CTLFireability-2024-06 20664714 m, 106770 m/sec, 87895936 t fired, .
[[35mlola[0m][.] 73 EF FNDP 759/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2430847 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 205/378 100/2000 FireWire-PT-20-CTLFireability-2024-06 21185243 m, 104105 m/sec, 90114311 t fired, .
[[35mlola[0m][.] 73 EF FNDP 764/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2446890 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 210/378 103/2000 FireWire-PT-20-CTLFireability-2024-06 21695814 m, 102114 m/sec, 92350210 t fired, .
[[35mlola[0m][.] 73 EF FNDP 769/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2462978 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 215/378 105/2000 FireWire-PT-20-CTLFireability-2024-06 22244673 m, 109771 m/sec, 94536662 t fired, .
[[35mlola[0m][.] 73 EF FNDP 774/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2479040 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 220/378 107/2000 FireWire-PT-20-CTLFireability-2024-06 22699266 m, 90918 m/sec, 96720729 t fired, .
[[35mlola[0m][.] 73 EF FNDP 779/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2495120 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 225/378 110/2000 FireWire-PT-20-CTLFireability-2024-06 23187323 m, 97611 m/sec, 98934417 t fired, .
[[35mlola[0m][.] 73 EF FNDP 784/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2511240 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 230/378 112/2000 FireWire-PT-20-CTLFireability-2024-06 23698756 m, 102286 m/sec, 101167940 t fired, .
[[35mlola[0m][.] 73 EF FNDP 789/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2527298 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 235/378 114/2000 FireWire-PT-20-CTLFireability-2024-06 24213062 m, 102861 m/sec, 103369061 t fired, .
[[35mlola[0m][.] 73 EF FNDP 794/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2543276 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 240/378 117/2000 FireWire-PT-20-CTLFireability-2024-06 24718590 m, 101105 m/sec, 105596052 t fired, .
[[35mlola[0m][.] 73 EF FNDP 799/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2559305 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 245/378 119/2000 FireWire-PT-20-CTLFireability-2024-06 25239501 m, 104182 m/sec, 107837920 t fired, .
[[35mlola[0m][.] 73 EF FNDP 804/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2575415 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 250/378 122/2000 FireWire-PT-20-CTLFireability-2024-06 25787906 m, 109681 m/sec, 110044576 t fired, .
[[35mlola[0m][.] 73 EF FNDP 809/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2591523 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 255/378 124/2000 FireWire-PT-20-CTLFireability-2024-06 26243916 m, 91202 m/sec, 112270923 t fired, .
[[35mlola[0m][.] 73 EF FNDP 814/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2607580 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 260/378 126/2000 FireWire-PT-20-CTLFireability-2024-06 26644751 m, 80167 m/sec, 114468632 t fired, .
[[35mlola[0m][.] 73 EF FNDP 819/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2623548 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 265/378 128/2000 FireWire-PT-20-CTLFireability-2024-06 27025225 m, 76094 m/sec, 116638189 t fired, .
[[35mlola[0m][.] 73 EF FNDP 824/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2639709 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 270/378 129/2000 FireWire-PT-20-CTLFireability-2024-06 27374731 m, 69901 m/sec, 118764862 t fired, .
[[35mlola[0m][.] 73 EF FNDP 829/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2655826 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 275/378 131/2000 FireWire-PT-20-CTLFireability-2024-06 27729786 m, 71011 m/sec, 120911866 t fired, .
[[35mlola[0m][.] 73 EF FNDP 834/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2671912 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 280/378 133/2000 FireWire-PT-20-CTLFireability-2024-06 28070162 m, 68075 m/sec, 123025377 t fired, .
[[35mlola[0m][.] 73 EF FNDP 839/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2687986 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 285/378 134/2000 FireWire-PT-20-CTLFireability-2024-06 28396254 m, 65218 m/sec, 125137247 t fired, .
[[35mlola[0m][.] 73 EF FNDP 844/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2704101 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 290/378 136/2000 FireWire-PT-20-CTLFireability-2024-06 28720161 m, 64781 m/sec, 127228505 t fired, .
[[35mlola[0m][.] 73 EF FNDP 849/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2720206 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 295/378 137/2000 FireWire-PT-20-CTLFireability-2024-06 29044032 m, 64774 m/sec, 129360359 t fired, .
[[35mlola[0m][.] 73 EF FNDP 854/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2736252 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 300/378 139/2000 FireWire-PT-20-CTLFireability-2024-06 29361386 m, 63470 m/sec, 131476665 t fired, .
[[35mlola[0m][.] 73 EF FNDP 859/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2752306 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 305/378 140/2000 FireWire-PT-20-CTLFireability-2024-06 29666115 m, 60945 m/sec, 133634226 t fired, .
[[35mlola[0m][.] 73 EF FNDP 864/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2768397 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 310/378 142/2000 FireWire-PT-20-CTLFireability-2024-06 30134376 m, 93652 m/sec, 135822469 t fired, .
[[35mlola[0m][.] 73 EF FNDP 869/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2784376 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 315/378 145/2000 FireWire-PT-20-CTLFireability-2024-06 30683230 m, 109770 m/sec, 138059223 t fired, .
[[35mlola[0m][.] 73 EF FNDP 874/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2800355 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 320/378 147/2000 FireWire-PT-20-CTLFireability-2024-06 31189499 m, 101253 m/sec, 140291533 t fired, .
[[35mlola[0m][.] 73 EF FNDP 879/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2816411 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 325/378 149/2000 FireWire-PT-20-CTLFireability-2024-06 31555205 m, 73141 m/sec, 142486708 t fired, .
[[35mlola[0m][.] 73 EF FNDP 884/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2832513 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 330/378 151/2000 FireWire-PT-20-CTLFireability-2024-06 32010798 m, 91118 m/sec, 144710760 t fired, .
[[35mlola[0m][.] 73 EF FNDP 889/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2848599 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 335/378 154/2000 FireWire-PT-20-CTLFireability-2024-06 32642284 m, 126297 m/sec, 146997280 t fired, .
[[35mlola[0m][.] 73 EF FNDP 894/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2864694 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 340/378 157/2000 FireWire-PT-20-CTLFireability-2024-06 33238384 m, 119220 m/sec, 149278601 t fired, .
[[35mlola[0m][.] 73 EF FNDP 899/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2880676 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 345/378 160/2000 FireWire-PT-20-CTLFireability-2024-06 33848310 m, 121985 m/sec, 151533413 t fired, .
[[35mlola[0m][.] 73 EF FNDP 904/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2896727 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 350/378 163/2000 FireWire-PT-20-CTLFireability-2024-06 34462120 m, 122762 m/sec, 153804612 t fired, .
[[35mlola[0m][.] 73 EF FNDP 909/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2912834 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 355/378 165/2000 FireWire-PT-20-CTLFireability-2024-06 35046520 m, 116880 m/sec, 156055665 t fired, .
[[35mlola[0m][.] 73 EF FNDP 914/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2929003 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 360/378 168/2000 FireWire-PT-20-CTLFireability-2024-06 35572138 m, 105123 m/sec, 158300653 t fired, .
[[35mlola[0m][.] 73 EF FNDP 919/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2945106 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 365/378 170/2000 FireWire-PT-20-CTLFireability-2024-06 36116105 m, 108793 m/sec, 160515399 t fired, .
[[35mlola[0m][.] 73 EF FNDP 924/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2961217 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 370/378 173/2000 FireWire-PT-20-CTLFireability-2024-06 36609760 m, 98731 m/sec, 162712828 t fired, .
[[35mlola[0m][.] 73 EF FNDP 929/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2977273 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 375/378 175/2000 FireWire-PT-20-CTLFireability-2024-06 37095412 m, 97130 m/sec, 164913095 t fired, .
[[35mlola[0m][.] 73 EF FNDP 934/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 2993321 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for FireWire-PT-20-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 1 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EF FNDP 939/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3009389 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FireWire-PT-20-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 378 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 FireWire-PT-20-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2649 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/378 4/2000 FireWire-PT-20-CTLFireability-2024-04 663355 m, 132671 m/sec, 2200831 t fired, .
[[35mlola[0m][.] 37 CTL EXCL 5/2649 3/5 FireWire-PT-20-CTLFireability-2024-06 625374 m, -7294007 m/sec, 2278503 t fired, .
[[35mlola[0m][.] 73 EF FNDP 944/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3025410 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 754
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 37 (type EXCL) for FireWire-PT-20-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/378 6/2000 FireWire-PT-20-CTLFireability-2024-04 1269066 m, 121142 m/sec, 4378877 t fired, .
[[35mlola[0m][.] 73 EF FNDP 949/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3041402 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/378 9/2000 FireWire-PT-20-CTLFireability-2024-04 1879592 m, 122105 m/sec, 6577680 t fired, .
[[35mlola[0m][.] 73 EF FNDP 954/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3057409 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 760
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/378 11/2000 FireWire-PT-20-CTLFireability-2024-04 2474024 m, 118886 m/sec, 8721692 t fired, .
[[35mlola[0m][.] 73 EF FNDP 959/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3073381 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/378 14/2000 FireWire-PT-20-CTLFireability-2024-04 3061206 m, 117436 m/sec, 10852064 t fired, .
[[35mlola[0m][.] 73 EF FNDP 964/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3089458 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 768
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/378 16/2000 FireWire-PT-20-CTLFireability-2024-04 3654542 m, 118667 m/sec, 12995831 t fired, .
[[35mlola[0m][.] 73 EF FNDP 969/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3105427 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/378 19/2000 FireWire-PT-20-CTLFireability-2024-04 4190303 m, 107152 m/sec, 15197111 t fired, .
[[35mlola[0m][.] 73 EF FNDP 974/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3121501 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 776
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/378 21/2000 FireWire-PT-20-CTLFireability-2024-04 4678394 m, 97618 m/sec, 17464319 t fired, .
[[35mlola[0m][.] 73 EF FNDP 979/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3137621 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/378 23/2000 FireWire-PT-20-CTLFireability-2024-04 5167863 m, 97893 m/sec, 19657591 t fired, .
[[35mlola[0m][.] 73 EF FNDP 984/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3153684 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 783
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/378 25/2000 FireWire-PT-20-CTLFireability-2024-04 5656656 m, 97758 m/sec, 21884853 t fired, .
[[35mlola[0m][.] 73 EF FNDP 989/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3169657 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 787
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/378 27/2000 FireWire-PT-20-CTLFireability-2024-04 6172970 m, 103262 m/sec, 24057185 t fired, .
[[35mlola[0m][.] 73 EF FNDP 994/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3185642 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 790
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/378 30/2000 FireWire-PT-20-CTLFireability-2024-04 6704283 m, 106262 m/sec, 26237323 t fired, .
[[35mlola[0m][.] 73 EF FNDP 999/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3201753 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 794
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/378 32/2000 FireWire-PT-20-CTLFireability-2024-04 7178552 m, 94853 m/sec, 28320995 t fired, .
[[35mlola[0m][.] 73 EF FNDP 1004/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3217842 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 798
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/378 34/2000 FireWire-PT-20-CTLFireability-2024-04 7670164 m, 98322 m/sec, 30493088 t fired, .
[[35mlola[0m][.] 73 EF FNDP 1009/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3233864 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/378 36/2000 FireWire-PT-20-CTLFireability-2024-04 8138152 m, 93597 m/sec, 32616210 t fired, .
[[35mlola[0m][.] 73 EF FNDP 1014/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3250018 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 807
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/378 38/2000 FireWire-PT-20-CTLFireability-2024-04 8596248 m, 91619 m/sec, 34737827 t fired, .
[[35mlola[0m][.] 73 EF FNDP 1019/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3266068 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 811
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/378 41/2000 FireWire-PT-20-CTLFireability-2024-04 9081759 m, 97102 m/sec, 36887398 t fired, .
[[35mlola[0m][.] 73 EF FNDP 1024/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3281899 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 815
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-05: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-06: DISJ 0 0 0 0 3 0 1 2
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-10: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-11: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FireWire-PT-20-CTLFireability-2024-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/378 41/2000 FireWire-PT-20-CTLFireability-2024-04 9237857 m, 31219 m/sec, 37567950 t fired, .
[[35mlola[0m][.] 73 EF FNDP 1029/3588 0/5 FireWire-PT-20-CTLFireability-2024-10 3286980 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 816
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 57: 408 Killed $BK_TOOL --conf=$LOLA_CONF $LOLA_EXAM $LOLA_VERDICT $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-20"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-20, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899900322"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-20.tgz
mv FireWire-PT-20 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;