About the Execution of LoLA for FireWire-PT-16
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1600.840 | 105714.00 | 179775.00 | 57.50 | TFTTFFFTFTTTFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899800289.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-16, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899800289
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 556K
-rw-r--r-- 1 mcc users 8.1K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 9.3K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 113K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 84K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-00
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-01
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-02
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-03
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-04
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-05
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-06
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-07
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-08
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-09
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-10
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-11
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-12
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-13
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-14
FORMULA_NAME FireWire-PT-16-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717422702159
starting LoLA
BK_EXAMINATION: CTLCardinality
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-16-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-16-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-11: SP ACTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-12: DISJ false DISJ[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-13: DISJ true tscc_search[0m
[[35mlola[0m] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 105 secs. Pages in use: 22
BK_STOP 1717422807873
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 6 FireWire-PT-16-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 187 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 6 FireWire-PT-16-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 12 FireWire-PT-16-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for FireWire-PT-16-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 FireWire-PT-16-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 597
[[35mlola[0m][I] fired transitions : 1426
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 12 FireWire-PT-16-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 36 FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 36 FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for FireWire-PT-16-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 36 FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 FireWire-PT-16-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 350
[[35mlola[0m][I] fired transitions : 429
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 FireWire-PT-16-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 47 FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 47 FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 47 FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 344156
[[35mlola[0m][I] fired transitions : 2071086
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 FireWire-PT-16-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1187
[[35mlola[0m][I] fired transitions : 3705
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 FireWire-PT-16-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 432
[[35mlola[0m][I] fired transitions : 704
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 FireWire-PT-16-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2379
[[35mlola[0m][I] fired transitions : 7417
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 FireWire-PT-16-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1/396 2/2000 FireWire-PT-16-CTLCardinality-2024-06 394093 m, 78818 m/sec, 1543309 t fired, .
[[35mlola[0m][.] 69 EF FNDP 4/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 192094 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 6/396 7/2000 FireWire-PT-16-CTLCardinality-2024-06 1315472 m, 184275 m/sec, 5646365 t fired, .
[[35mlola[0m][.] 69 EF FNDP 9/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 395328 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 11/396 11/2000 FireWire-PT-16-CTLCardinality-2024-06 2231121 m, 183129 m/sec, 9701021 t fired, .
[[35mlola[0m][.] 69 EF FNDP 14/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 598666 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 16/396 15/2000 FireWire-PT-16-CTLCardinality-2024-06 2997008 m, 153177 m/sec, 13625526 t fired, .
[[35mlola[0m][.] 69 EF FNDP 19/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 803329 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 21/396 18/2000 FireWire-PT-16-CTLCardinality-2024-06 3712467 m, 143091 m/sec, 17585810 t fired, .
[[35mlola[0m][.] 69 EF FNDP 24/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 1007724 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 26/396 20/2000 FireWire-PT-16-CTLCardinality-2024-06 4108563 m, 79219 m/sec, 21300995 t fired, .
[[35mlola[0m][.] 69 EF FNDP 29/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 1212045 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 31/396 20/2000 FireWire-PT-16-CTLCardinality-2024-06 4112423 m, 772 m/sec, 24678111 t fired, .
[[35mlola[0m][.] 69 EF FNDP 34/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 1416770 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 36/396 20/2000 FireWire-PT-16-CTLCardinality-2024-06 4117178 m, 951 m/sec, 28143230 t fired, .
[[35mlola[0m][.] 69 EF FNDP 39/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 1621111 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 41/396 20/2000 FireWire-PT-16-CTLCardinality-2024-06 4163738 m, 9312 m/sec, 31597413 t fired, .
[[35mlola[0m][.] 69 EF FNDP 44/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 1825608 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 46/396 21/2000 FireWire-PT-16-CTLCardinality-2024-06 4271385 m, 21529 m/sec, 35097918 t fired, .
[[35mlola[0m][.] 69 EF FNDP 49/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 2029274 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 51/396 21/2000 FireWire-PT-16-CTLCardinality-2024-06 4359108 m, 17544 m/sec, 38562718 t fired, .
[[35mlola[0m][.] 69 EF FNDP 54/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 2233490 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 56/396 21/2000 FireWire-PT-16-CTLCardinality-2024-06 4373891 m, 2956 m/sec, 41992893 t fired, .
[[35mlola[0m][.] 69 EF FNDP 59/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 2437521 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 61/396 21/2000 FireWire-PT-16-CTLCardinality-2024-06 4452072 m, 15636 m/sec, 45453944 t fired, .
[[35mlola[0m][.] 69 EF FNDP 64/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 2642074 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-02: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-04: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-16-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-16-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-11: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-12: DISJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] FireWire-PT-16-CTLCardinality-2024-13: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 66/396 22/2000 FireWire-PT-16-CTLCardinality-2024-06 4570772 m, 23740 m/sec, 48959300 t fired, .
[[35mlola[0m][.] 69 EF FNDP 69/3568 0/5 FireWire-PT-16-CTLCardinality-2024-12 2846404 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4587937
[[35mlola[0m][I] fired transitions : 50968206
[[35mlola[0m][I] time used : 69
[[35mlola[0m][I] memory pages used : 22
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 FireWire-PT-16-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 437 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 36 FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 499 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4181
[[35mlola[0m][I] fired transitions : 7331
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for FireWire-PT-16-CTLCardinality-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 47 FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 582 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for FireWire-PT-16-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2968335
[[35mlola[0m][I] time used : 72
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 47 FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 699 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 102831
[[35mlola[0m][I] fired transitions : 416815
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 33 FireWire-PT-16-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 873 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 60484
[[35mlola[0m][I] fired transitions : 124298
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FireWire-PT-16-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 1165 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 118894
[[35mlola[0m][I] fired transitions : 708061
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FireWire-PT-16-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1747 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2973
[[35mlola[0m][I] fired transitions : 10284
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-16-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 3495 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-16-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 311
[[35mlola[0m][I] fired transitions : 1708
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-16"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-16, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899800289"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-16.tgz
mv FireWire-PT-16 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;