About the Execution of LoLA for FireWire-PT-15
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1059.852 | 86032.00 | 186608.00 | 210.10 | TTFTTFFTTTTTTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899800281.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-15, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899800281
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 492K
-rw-r--r-- 1 mcc users 7.6K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 9.1K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 90K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-00
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-01
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-02
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-03
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-04
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-05
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-06
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-07
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-08
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-09
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-10
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-11
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-12
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-13
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-14
FORMULA_NAME FireWire-PT-15-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717422326268
starting LoLA
BK_EXAMINATION: CTLCardinality
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-15-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-15-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-01: EF true state space[0m
[[35mlola[0m] [1m[31mFireWire-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-03: EXEF true state space /EXEF[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-15-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-09: DISJ true state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-10: DISJ true state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-15-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 86 secs. Pages in use: 10
BK_STOP 1717422412300
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 FireWire-PT-15-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for FireWire-PT-15-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 FireWire-PT-15-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 FireWire-PT-15-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for FireWire-PT-15-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for FireWire-PT-15-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 186 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 99
[[35mlola[0m][I] fired transitions : 229
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 FireWire-PT-15-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 9 FireWire-PT-15-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 34 FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 27 FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 64 (type FNDP) for 27 FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 34 FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for FireWire-PT-15-CTLCardinality-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 3 FireWire-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-03: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-09: DISJ 0 2 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-10: DISJ 0 4 1 0 4 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/253 3/2000 FireWire-PT-15-CTLCardinality-2024-08 586320 m, 117264 m/sec, 3837166 t fired, .
[[35mlola[0m][.] 64 EF FNDP 5/1773 0/5 FireWire-PT-15-CTLCardinality-2024-09 105490 attempts, .
[[35mlola[0m][.] 65 EF FNDP 5/1773 0/5 FireWire-PT-15-CTLCardinality-2024-10 101498 attempts, .
[[35mlola[0m][.] 78 EF FNDP 4/1773 0/5 FireWire-PT-15-CTLCardinality-2024-01 90974 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-03: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-09: DISJ 0 2 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-10: DISJ 0 4 1 0 4 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/253 5/2000 FireWire-PT-15-CTLCardinality-2024-08 1140348 m, 110805 m/sec, 7616841 t fired, .
[[35mlola[0m][.] 64 EF FNDP 10/1769 0/5 FireWire-PT-15-CTLCardinality-2024-09 214527 attempts, .
[[35mlola[0m][.] 65 EF FNDP 10/1769 0/5 FireWire-PT-15-CTLCardinality-2024-10 208419 attempts, .
[[35mlola[0m][.] 78 EF FNDP 9/1769 0/5 FireWire-PT-15-CTLCardinality-2024-01 198324 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-03: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-09: DISJ 0 2 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-10: DISJ 0 4 1 0 4 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/253 7/2000 FireWire-PT-15-CTLCardinality-2024-08 1634443 m, 98819 m/sec, 11441036 t fired, .
[[35mlola[0m][.] 64 EF FNDP 15/1764 0/5 FireWire-PT-15-CTLCardinality-2024-09 323272 attempts, .
[[35mlola[0m][.] 65 EF FNDP 15/1764 0/5 FireWire-PT-15-CTLCardinality-2024-10 315268 attempts, .
[[35mlola[0m][.] 78 EF FNDP 14/1764 0/5 FireWire-PT-15-CTLCardinality-2024-01 305698 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-03: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-09: DISJ 0 2 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-10: DISJ 0 4 1 0 4 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/253 9/2000 FireWire-PT-15-CTLCardinality-2024-08 2133126 m, 99736 m/sec, 15392043 t fired, .
[[35mlola[0m][.] 64 EF FNDP 20/1759 0/5 FireWire-PT-15-CTLCardinality-2024-09 432219 attempts, .
[[35mlola[0m][.] 65 EF FNDP 20/1759 0/5 FireWire-PT-15-CTLCardinality-2024-10 421977 attempts, .
[[35mlola[0m][.] 78 EF FNDP 19/1759 0/5 FireWire-PT-15-CTLCardinality-2024-01 412280 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2367887
[[35mlola[0m][I] fired transitions : 17103446
[[35mlola[0m][I] time used : 22
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 9 FireWire-PT-15-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 271 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 22496
[[35mlola[0m][I] fired transitions : 32484
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 FireWire-PT-15-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-03: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-09: DISJ 0 2 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-10: DISJ 0 4 1 0 4 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 3/293 3/2000 FireWire-PT-15-CTLCardinality-2024-14 683009 m, 136601 m/sec, 1954560 t fired, .
[[35mlola[0m][.] 64 EF FNDP 25/1752 0/5 FireWire-PT-15-CTLCardinality-2024-09 541322 attempts, .
[[35mlola[0m][.] 65 EF FNDP 25/1752 0/5 FireWire-PT-15-CTLCardinality-2024-10 528988 attempts, .
[[35mlola[0m][.] 78 EF FNDP 24/1752 0/5 FireWire-PT-15-CTLCardinality-2024-01 519389 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-03: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-15-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-15-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-09: DISJ 0 2 1 0 3 0 0 2
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-10: DISJ 0 4 1 0 4 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-15-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 8/293 8/2000 FireWire-PT-15-CTLCardinality-2024-14 1727437 m, 208885 m/sec, 5583576 t fired, .
[[35mlola[0m][.] 64 EF FNDP 30/1749 0/5 FireWire-PT-15-CTLCardinality-2024-09 650365 attempts, .
[[35mlola[0m][.] 65 EF FNDP 30/1749 0/5 FireWire-PT-15-CTLCardinality-2024-10 635930 attempts, .
[[35mlola[0m][.] 78 EF FNDP 29/1749 0/5 FireWire-PT-15-CTLCardinality-2024-01 626518 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1927254
[[35mlola[0m][I] fired transitions : 6385738
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 FireWire-PT-15-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 FireWire-PT-15-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 148592
[[35mlola[0m][I] fired transitions : 344738
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FireWire-PT-15-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 404011
[[35mlola[0m][I] fired transitions : 1521224
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 3 FireWire-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 524
[[35mlola[0m][I] fired transitions : 585
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 34 FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 502 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 34 FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 698751
[[35mlola[0m][I] time used : 32
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 27 FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 23719
[[35mlola[0m][I] fired transitions : 37219
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 27 FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 878 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 710873
[[35mlola[0m][I] time used : 34
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 826
[[35mlola[0m][I] fired transitions : 901
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 FireWire-PT-15-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 1171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type FNDP) for FireWire-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 726693
[[35mlola[0m][I] time used : 34
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3745
[[35mlola[0m][I] fired transitions : 6721
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 FireWire-PT-15-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 1757 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27027
[[35mlola[0m][I] fired transitions : 135297
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 FireWire-PT-15-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 3514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for FireWire-PT-15-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2684
[[35mlola[0m][I] fired transitions : 12575
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-15"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-15, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899800281"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-15.tgz
mv FireWire-PT-15 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;