About the Execution of LoLA for FireWire-PT-13
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.044 | 1295437.00 | 1298930.00 | 4889.20 | FFTTFFF?TFFTF?TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899700267.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-13, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899700267
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 6.0K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 49K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 153K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-13-LTLCardinality-00
FORMULA_NAME FireWire-PT-13-LTLCardinality-01
FORMULA_NAME FireWire-PT-13-LTLCardinality-02
FORMULA_NAME FireWire-PT-13-LTLCardinality-03
FORMULA_NAME FireWire-PT-13-LTLCardinality-04
FORMULA_NAME FireWire-PT-13-LTLCardinality-05
FORMULA_NAME FireWire-PT-13-LTLCardinality-06
FORMULA_NAME FireWire-PT-13-LTLCardinality-07
FORMULA_NAME FireWire-PT-13-LTLCardinality-08
FORMULA_NAME FireWire-PT-13-LTLCardinality-09
FORMULA_NAME FireWire-PT-13-LTLCardinality-10
FORMULA_NAME FireWire-PT-13-LTLCardinality-11
FORMULA_NAME FireWire-PT-13-LTLCardinality-12
FORMULA_NAME FireWire-PT-13-LTLCardinality-13
FORMULA_NAME FireWire-PT-13-LTLCardinality-14
FORMULA_NAME FireWire-PT-13-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717420219136
starting LoLA
BK_EXAMINATION: LTLCardinality
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-13-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-13-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717421514573
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 FireWire-PT-13-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for FireWire-PT-13-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 FireWire-PT-13-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for FireWire-PT-13-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 55 (type CNST) for 54 FireWire-PT-13-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 55 (type CNST) for FireWire-PT-13-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 FireWire-PT-13-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for FireWire-PT-13-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 FireWire-PT-13-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for FireWire-PT-13-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FireWire-PT-13-LTLCardinality-04
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for FireWire-PT-13-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FireWire-PT-13-LTLCardinality-03
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for FireWire-PT-13-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 40 FireWire-PT-13-LTLCardinality-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for FireWire-PT-13-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 FireWire-PT-13-LTLCardinality-08
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for FireWire-PT-13-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 15 FireWire-PT-13-LTLCardinality-05
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 15 FireWire-PT-13-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 15 FireWire-PT-13-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-06-03 13:10:24] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for FireWire-PT-13-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for FireWire-PT-13-LTLCardinality-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for FireWire-PT-13-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FireWire-PT-13-LTLCardinality-01
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FireWire-PT-13-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 FireWire-PT-13-LTLCardinality-15
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for FireWire-PT-13-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 FireWire-PT-13-LTLCardinality-11
[[35mlola[0m][I] time limit : 898 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for FireWire-PT-13-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 FireWire-PT-13-LTLCardinality-10
[[35mlola[0m][I] time limit : 1198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for FireWire-PT-13-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FireWire-PT-13-LTLCardinality-07
[[35mlola[0m][I] time limit : 1797 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for FireWire-PT-13-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for FireWire-PT-13-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/1797 1/2000 FireWire-PT-13-LTLCardinality-07 114459 m, 22891 m/sec, 367177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/1797 2/2000 FireWire-PT-13-LTLCardinality-07 235191 m, 24146 m/sec, 781199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/1797 3/2000 FireWire-PT-13-LTLCardinality-07 355038 m, 23969 m/sec, 1228241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/1797 4/2000 FireWire-PT-13-LTLCardinality-07 474981 m, 23988 m/sec, 1615548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/1797 4/2000 FireWire-PT-13-LTLCardinality-07 593716 m, 23747 m/sec, 2006520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/1797 5/2000 FireWire-PT-13-LTLCardinality-07 712686 m, 23794 m/sec, 2396767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/1797 6/2000 FireWire-PT-13-LTLCardinality-07 830290 m, 23520 m/sec, 2775270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/1797 7/2000 FireWire-PT-13-LTLCardinality-07 944597 m, 22861 m/sec, 3211430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/1797 7/2000 FireWire-PT-13-LTLCardinality-07 1053795 m, 21839 m/sec, 3687460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/1797 8/2000 FireWire-PT-13-LTLCardinality-07 1163069 m, 21854 m/sec, 4102617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/1797 9/2000 FireWire-PT-13-LTLCardinality-07 1275627 m, 22511 m/sec, 4527464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/1797 10/2000 FireWire-PT-13-LTLCardinality-07 1385500 m, 21974 m/sec, 4937568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/1797 10/2000 FireWire-PT-13-LTLCardinality-07 1495213 m, 21942 m/sec, 5341675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/1797 11/2000 FireWire-PT-13-LTLCardinality-07 1604166 m, 21790 m/sec, 5764972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/1797 12/2000 FireWire-PT-13-LTLCardinality-07 1722209 m, 23608 m/sec, 6201265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/1797 13/2000 FireWire-PT-13-LTLCardinality-07 1841663 m, 23890 m/sec, 6597879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/1797 13/2000 FireWire-PT-13-LTLCardinality-07 1958470 m, 23361 m/sec, 6975070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/1797 14/2000 FireWire-PT-13-LTLCardinality-07 2077832 m, 23872 m/sec, 7383153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/1797 15/2000 FireWire-PT-13-LTLCardinality-07 2195109 m, 23455 m/sec, 7778842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/1797 16/2000 FireWire-PT-13-LTLCardinality-07 2309960 m, 22970 m/sec, 8229322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/1797 17/2000 FireWire-PT-13-LTLCardinality-07 2428045 m, 23617 m/sec, 8681042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/1797 17/2000 FireWire-PT-13-LTLCardinality-07 2551497 m, 24690 m/sec, 9132476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/1797 18/2000 FireWire-PT-13-LTLCardinality-07 2665170 m, 22734 m/sec, 9596305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/1797 19/2000 FireWire-PT-13-LTLCardinality-07 2779524 m, 22870 m/sec, 10084098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/1797 20/2000 FireWire-PT-13-LTLCardinality-07 2897682 m, 23631 m/sec, 10633563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/1797 20/2000 FireWire-PT-13-LTLCardinality-07 3009905 m, 22444 m/sec, 11148067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/1797 21/2000 FireWire-PT-13-LTLCardinality-07 3126385 m, 23296 m/sec, 11605763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/1797 22/2000 FireWire-PT-13-LTLCardinality-07 3248519 m, 24426 m/sec, 12043912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/1797 23/2000 FireWire-PT-13-LTLCardinality-07 3373321 m, 24960 m/sec, 12464886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/1797 24/2000 FireWire-PT-13-LTLCardinality-07 3499993 m, 25334 m/sec, 12908814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/1797 24/2000 FireWire-PT-13-LTLCardinality-07 3608205 m, 21642 m/sec, 13634760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/1797 25/2000 FireWire-PT-13-LTLCardinality-07 3719304 m, 22219 m/sec, 14226567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/1797 26/2000 FireWire-PT-13-LTLCardinality-07 3841345 m, 24408 m/sec, 14628523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/1797 27/2000 FireWire-PT-13-LTLCardinality-07 3955834 m, 22897 m/sec, 15094785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/1797 27/2000 FireWire-PT-13-LTLCardinality-07 4059831 m, 20799 m/sec, 15630688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/1797 28/2000 FireWire-PT-13-LTLCardinality-07 4168004 m, 21634 m/sec, 16023473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/1797 29/2000 FireWire-PT-13-LTLCardinality-07 4278413 m, 22081 m/sec, 16364888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/1797 30/2000 FireWire-PT-13-LTLCardinality-07 4389435 m, 22204 m/sec, 16713017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/1797 30/2000 FireWire-PT-13-LTLCardinality-07 4500515 m, 22216 m/sec, 17060823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/1797 31/2000 FireWire-PT-13-LTLCardinality-07 4609692 m, 21835 m/sec, 17526205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/1797 32/2000 FireWire-PT-13-LTLCardinality-07 4720853 m, 22232 m/sec, 18097100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/1797 32/2000 FireWire-PT-13-LTLCardinality-07 4837503 m, 23330 m/sec, 18542037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 215/1797 33/2000 FireWire-PT-13-LTLCardinality-07 4957911 m, 24081 m/sec, 18951488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 220/1797 34/2000 FireWire-PT-13-LTLCardinality-07 5075521 m, 23522 m/sec, 19335797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 225/1797 35/2000 FireWire-PT-13-LTLCardinality-07 5193291 m, 23554 m/sec, 19720638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 230/1797 36/2000 FireWire-PT-13-LTLCardinality-07 5310431 m, 23428 m/sec, 20109472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 235/1797 36/2000 FireWire-PT-13-LTLCardinality-07 5423619 m, 22637 m/sec, 20520115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 240/1797 37/2000 FireWire-PT-13-LTLCardinality-07 5534067 m, 22089 m/sec, 20890991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 245/1797 38/2000 FireWire-PT-13-LTLCardinality-07 5638852 m, 20957 m/sec, 21404702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 250/1797 38/2000 FireWire-PT-13-LTLCardinality-07 5747164 m, 21662 m/sec, 21846474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 255/1797 39/2000 FireWire-PT-13-LTLCardinality-07 5862616 m, 23090 m/sec, 22285744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 260/1797 40/2000 FireWire-PT-13-LTLCardinality-07 5976987 m, 22874 m/sec, 22673401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 265/1797 41/2000 FireWire-PT-13-LTLCardinality-07 6092032 m, 23009 m/sec, 23071821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 270/1797 41/2000 FireWire-PT-13-LTLCardinality-07 6207638 m, 23121 m/sec, 23487607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 275/1797 42/2000 FireWire-PT-13-LTLCardinality-07 6316170 m, 21706 m/sec, 23931704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 280/1797 43/2000 FireWire-PT-13-LTLCardinality-07 6425608 m, 21887 m/sec, 24463071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 285/1797 44/2000 FireWire-PT-13-LTLCardinality-07 6537164 m, 22311 m/sec, 24919773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 290/1797 44/2000 FireWire-PT-13-LTLCardinality-07 6647052 m, 21977 m/sec, 25359858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 295/1797 45/2000 FireWire-PT-13-LTLCardinality-07 6763567 m, 23303 m/sec, 25810431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 300/1797 46/2000 FireWire-PT-13-LTLCardinality-07 6880579 m, 23402 m/sec, 26311464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 305/1797 47/2000 FireWire-PT-13-LTLCardinality-07 6997224 m, 23329 m/sec, 26784162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 310/1797 47/2000 FireWire-PT-13-LTLCardinality-07 7114131 m, 23381 m/sec, 27296140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 315/1797 48/2000 FireWire-PT-13-LTLCardinality-07 7230211 m, 23216 m/sec, 27816403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 320/1797 49/2000 FireWire-PT-13-LTLCardinality-07 7338710 m, 21699 m/sec, 28361336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 325/1797 50/2000 FireWire-PT-13-LTLCardinality-07 7452127 m, 22683 m/sec, 28818238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 330/1797 50/2000 FireWire-PT-13-LTLCardinality-07 7557973 m, 21169 m/sec, 29302677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 335/1797 51/2000 FireWire-PT-13-LTLCardinality-07 7662307 m, 20866 m/sec, 29728555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 340/1797 52/2000 FireWire-PT-13-LTLCardinality-07 7770113 m, 21561 m/sec, 30080367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 345/1797 52/2000 FireWire-PT-13-LTLCardinality-07 7882231 m, 22423 m/sec, 30490871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 350/1797 53/2000 FireWire-PT-13-LTLCardinality-07 7991691 m, 21892 m/sec, 30886247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 355/1797 54/2000 FireWire-PT-13-LTLCardinality-07 8097225 m, 21106 m/sec, 31331792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 360/1797 54/2000 FireWire-PT-13-LTLCardinality-07 8200443 m, 20643 m/sec, 31744882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 365/1797 55/2000 FireWire-PT-13-LTLCardinality-07 8310429 m, 21997 m/sec, 32207218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 370/1797 56/2000 FireWire-PT-13-LTLCardinality-07 8419707 m, 21855 m/sec, 32636412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 375/1797 57/2000 FireWire-PT-13-LTLCardinality-07 8533546 m, 22767 m/sec, 33030740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 380/1797 57/2000 FireWire-PT-13-LTLCardinality-07 8644508 m, 22192 m/sec, 33496619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 385/1797 58/2000 FireWire-PT-13-LTLCardinality-07 8763741 m, 23846 m/sec, 33933640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 390/1797 59/2000 FireWire-PT-13-LTLCardinality-07 8876743 m, 22600 m/sec, 34408450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 395/1797 60/2000 FireWire-PT-13-LTLCardinality-07 8987307 m, 22112 m/sec, 34844504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 400/1797 60/2000 FireWire-PT-13-LTLCardinality-07 9095556 m, 21649 m/sec, 35273107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 405/1797 61/2000 FireWire-PT-13-LTLCardinality-07 9201452 m, 21179 m/sec, 35692263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 410/1797 62/2000 FireWire-PT-13-LTLCardinality-07 9310867 m, 21883 m/sec, 36129375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 415/1797 62/2000 FireWire-PT-13-LTLCardinality-07 9420570 m, 21940 m/sec, 36615324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 420/1797 63/2000 FireWire-PT-13-LTLCardinality-07 9532508 m, 22387 m/sec, 37200190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 425/1797 64/2000 FireWire-PT-13-LTLCardinality-07 9646338 m, 22766 m/sec, 37694510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 430/1797 65/2000 FireWire-PT-13-LTLCardinality-07 9751290 m, 20990 m/sec, 38233088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 435/1797 65/2000 FireWire-PT-13-LTLCardinality-07 9865937 m, 22929 m/sec, 38644843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 440/1797 66/2000 FireWire-PT-13-LTLCardinality-07 9975261 m, 21864 m/sec, 39152832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 445/1797 67/2000 FireWire-PT-13-LTLCardinality-07 10087818 m, 22511 m/sec, 39573911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 450/1797 67/2000 FireWire-PT-13-LTLCardinality-07 10199479 m, 22332 m/sec, 39974268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 455/1797 68/2000 FireWire-PT-13-LTLCardinality-07 10321842 m, 24472 m/sec, 40422200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 460/1797 69/2000 FireWire-PT-13-LTLCardinality-07 10446983 m, 25028 m/sec, 40823346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 465/1797 70/2000 FireWire-PT-13-LTLCardinality-07 10572358 m, 25075 m/sec, 41336836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 470/1797 71/2000 FireWire-PT-13-LTLCardinality-07 10673175 m, 20163 m/sec, 42119516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 475/1797 71/2000 FireWire-PT-13-LTLCardinality-07 10790082 m, 23381 m/sec, 42595545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 480/1797 72/2000 FireWire-PT-13-LTLCardinality-07 10908488 m, 23681 m/sec, 43010985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 485/1797 73/2000 FireWire-PT-13-LTLCardinality-07 11018525 m, 22007 m/sec, 43530672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 490/1797 74/2000 FireWire-PT-13-LTLCardinality-07 11131388 m, 22572 m/sec, 43917670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 495/1797 74/2000 FireWire-PT-13-LTLCardinality-07 11242661 m, 22254 m/sec, 44288851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 500/1797 75/2000 FireWire-PT-13-LTLCardinality-07 11346258 m, 20719 m/sec, 44809152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 505/1797 76/2000 FireWire-PT-13-LTLCardinality-07 11451732 m, 21094 m/sec, 45250530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 510/1797 76/2000 FireWire-PT-13-LTLCardinality-07 11559324 m, 21518 m/sec, 45670298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 515/1797 77/2000 FireWire-PT-13-LTLCardinality-07 11669208 m, 21976 m/sec, 46114004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 520/1797 78/2000 FireWire-PT-13-LTLCardinality-07 11775704 m, 21299 m/sec, 46555115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 525/1797 79/2000 FireWire-PT-13-LTLCardinality-07 11891149 m, 23089 m/sec, 46986062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 530/1797 79/2000 FireWire-PT-13-LTLCardinality-07 12013071 m, 24384 m/sec, 47412019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 535/1797 80/2000 FireWire-PT-13-LTLCardinality-07 12136373 m, 24660 m/sec, 47818687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 540/1797 81/2000 FireWire-PT-13-LTLCardinality-07 12252922 m, 23309 m/sec, 48414153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 545/1797 82/2000 FireWire-PT-13-LTLCardinality-07 12350685 m, 19552 m/sec, 49154282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 550/1797 82/2000 FireWire-PT-13-LTLCardinality-07 12458778 m, 21618 m/sec, 49681652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 555/1797 83/2000 FireWire-PT-13-LTLCardinality-07 12572758 m, 22796 m/sec, 50114910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 560/1797 84/2000 FireWire-PT-13-LTLCardinality-07 12685729 m, 22594 m/sec, 50541412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 565/1797 84/2000 FireWire-PT-13-LTLCardinality-07 12795810 m, 22016 m/sec, 50989262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 570/1797 85/2000 FireWire-PT-13-LTLCardinality-07 12905639 m, 21965 m/sec, 51457581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 575/1797 86/2000 FireWire-PT-13-LTLCardinality-07 13015735 m, 22019 m/sec, 51910806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 580/1797 87/2000 FireWire-PT-13-LTLCardinality-07 13122735 m, 21400 m/sec, 52358391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 585/1797 87/2000 FireWire-PT-13-LTLCardinality-07 13230063 m, 21465 m/sec, 52776887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 590/1797 88/2000 FireWire-PT-13-LTLCardinality-07 13344332 m, 22853 m/sec, 53370496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 595/1797 89/2000 FireWire-PT-13-LTLCardinality-07 13455719 m, 22277 m/sec, 53862771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 600/1797 89/2000 FireWire-PT-13-LTLCardinality-07 13566816 m, 22219 m/sec, 54418732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 605/1797 90/2000 FireWire-PT-13-LTLCardinality-07 13680160 m, 22668 m/sec, 54914568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 610/1797 91/2000 FireWire-PT-13-LTLCardinality-07 13795539 m, 23075 m/sec, 55347620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 615/1797 92/2000 FireWire-PT-13-LTLCardinality-07 13910696 m, 23031 m/sec, 55780141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 620/1797 92/2000 FireWire-PT-13-LTLCardinality-07 14027385 m, 23337 m/sec, 56199894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 625/1797 93/2000 FireWire-PT-13-LTLCardinality-07 14145807 m, 23684 m/sec, 56633181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 630/1797 94/2000 FireWire-PT-13-LTLCardinality-07 14269516 m, 24741 m/sec, 57049469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 635/1797 95/2000 FireWire-PT-13-LTLCardinality-07 14393491 m, 24795 m/sec, 57493937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 640/1797 95/2000 FireWire-PT-13-LTLCardinality-07 14494838 m, 20269 m/sec, 58241722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 645/1797 96/2000 FireWire-PT-13-LTLCardinality-07 14607431 m, 22518 m/sec, 58786802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 650/1797 97/2000 FireWire-PT-13-LTLCardinality-07 14725199 m, 23553 m/sec, 59207964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 655/1797 98/2000 FireWire-PT-13-LTLCardinality-07 14840337 m, 23027 m/sec, 59620413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 660/1797 98/2000 FireWire-PT-13-LTLCardinality-07 14951344 m, 22201 m/sec, 59997726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 665/1797 99/2000 FireWire-PT-13-LTLCardinality-07 15063428 m, 22416 m/sec, 60383208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 670/1797 100/2000 FireWire-PT-13-LTLCardinality-07 15179865 m, 23287 m/sec, 60800986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 675/1797 101/2000 FireWire-PT-13-LTLCardinality-07 15293884 m, 22803 m/sec, 61189709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 680/1797 101/2000 FireWire-PT-13-LTLCardinality-07 15401478 m, 21518 m/sec, 61669944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 685/1797 102/2000 FireWire-PT-13-LTLCardinality-07 15505871 m, 20878 m/sec, 62133839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 690/1797 103/2000 FireWire-PT-13-LTLCardinality-07 15613172 m, 21460 m/sec, 62530004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 695/1797 104/2000 FireWire-PT-13-LTLCardinality-07 15725043 m, 22374 m/sec, 62972479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 700/1797 104/2000 FireWire-PT-13-LTLCardinality-07 15839516 m, 22894 m/sec, 63385984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 705/1797 105/2000 FireWire-PT-13-LTLCardinality-07 15951478 m, 22392 m/sec, 63805112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 710/1797 106/2000 FireWire-PT-13-LTLCardinality-07 16071040 m, 23912 m/sec, 64257659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 715/1797 107/2000 FireWire-PT-13-LTLCardinality-07 16183971 m, 22586 m/sec, 64670306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 720/1797 107/2000 FireWire-PT-13-LTLCardinality-07 16291079 m, 21421 m/sec, 65234851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 725/1797 108/2000 FireWire-PT-13-LTLCardinality-07 16401005 m, 21985 m/sec, 65703661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 730/1797 109/2000 FireWire-PT-13-LTLCardinality-07 16511128 m, 22024 m/sec, 66193617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 735/1797 110/2000 FireWire-PT-13-LTLCardinality-07 16626759 m, 23126 m/sec, 66716447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 740/1797 110/2000 FireWire-PT-13-LTLCardinality-07 16742968 m, 23241 m/sec, 67214117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 745/1797 111/2000 FireWire-PT-13-LTLCardinality-07 16849459 m, 21298 m/sec, 67772544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 750/1797 112/2000 FireWire-PT-13-LTLCardinality-07 16959515 m, 22011 m/sec, 68242033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 755/1797 112/2000 FireWire-PT-13-LTLCardinality-07 17061722 m, 20441 m/sec, 68688306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 760/1797 113/2000 FireWire-PT-13-LTLCardinality-07 17168369 m, 21329 m/sec, 69043087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 765/1797 114/2000 FireWire-PT-13-LTLCardinality-07 17270944 m, 20515 m/sec, 69596438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 770/1797 114/2000 FireWire-PT-13-LTLCardinality-07 17378183 m, 21447 m/sec, 70005030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 775/1797 115/2000 FireWire-PT-13-LTLCardinality-07 17489299 m, 22223 m/sec, 70425217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 780/1797 116/2000 FireWire-PT-13-LTLCardinality-07 17603316 m, 22803 m/sec, 70835466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 785/1797 117/2000 FireWire-PT-13-LTLCardinality-07 17716301 m, 22597 m/sec, 71233316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 790/1797 117/2000 FireWire-PT-13-LTLCardinality-07 17828599 m, 22459 m/sec, 71623149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 795/1797 118/2000 FireWire-PT-13-LTLCardinality-07 17936316 m, 21543 m/sec, 72095954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 800/1797 119/2000 FireWire-PT-13-LTLCardinality-07 18045213 m, 21779 m/sec, 72527209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 805/1797 120/2000 FireWire-PT-13-LTLCardinality-07 18160570 m, 23071 m/sec, 72971968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 810/1797 121/2000 FireWire-PT-13-LTLCardinality-07 18284351 m, 24756 m/sec, 73389731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 815/1797 121/2000 FireWire-PT-13-LTLCardinality-07 18409118 m, 24953 m/sec, 73813128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 820/1797 122/2000 FireWire-PT-13-LTLCardinality-07 18520304 m, 22237 m/sec, 74476049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 825/1797 123/2000 FireWire-PT-13-LTLCardinality-07 18626197 m, 21178 m/sec, 75130451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 830/1797 124/2000 FireWire-PT-13-LTLCardinality-07 18743511 m, 23462 m/sec, 75567731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 835/1797 124/2000 FireWire-PT-13-LTLCardinality-07 18851014 m, 21500 m/sec, 76124417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 840/1797 125/2000 FireWire-PT-13-LTLCardinality-07 18958043 m, 21405 m/sec, 76636948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 845/1797 126/2000 FireWire-PT-13-LTLCardinality-07 19066089 m, 21609 m/sec, 77151801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 850/1797 126/2000 FireWire-PT-13-LTLCardinality-07 19181369 m, 23056 m/sec, 77658921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 855/1797 127/2000 FireWire-PT-13-LTLCardinality-07 19296898 m, 23105 m/sec, 78164740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 860/1797 128/2000 FireWire-PT-13-LTLCardinality-07 19402538 m, 21128 m/sec, 78744974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 865/1797 129/2000 FireWire-PT-13-LTLCardinality-07 19506477 m, 20787 m/sec, 79225310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 870/1797 129/2000 FireWire-PT-13-LTLCardinality-07 19612743 m, 21253 m/sec, 79630618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 875/1797 130/2000 FireWire-PT-13-LTLCardinality-07 19719984 m, 21448 m/sec, 80023824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 880/1797 131/2000 FireWire-PT-13-LTLCardinality-07 19827395 m, 21482 m/sec, 80389498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 885/1797 131/2000 FireWire-PT-13-LTLCardinality-07 19938545 m, 22230 m/sec, 80792848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 890/1797 132/2000 FireWire-PT-13-LTLCardinality-07 20060656 m, 24422 m/sec, 81224715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 895/1797 133/2000 FireWire-PT-13-LTLCardinality-07 20183863 m, 24641 m/sec, 81629599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 900/1797 134/2000 FireWire-PT-13-LTLCardinality-07 20305791 m, 24385 m/sec, 82171644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 905/1797 135/2000 FireWire-PT-13-LTLCardinality-07 20404821 m, 19806 m/sec, 82923198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 910/1797 135/2000 FireWire-PT-13-LTLCardinality-07 20512131 m, 21462 m/sec, 83353698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 915/1797 136/2000 FireWire-PT-13-LTLCardinality-07 20622365 m, 22046 m/sec, 83735401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 920/1797 137/2000 FireWire-PT-13-LTLCardinality-07 20730974 m, 21721 m/sec, 84163992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 925/1797 137/2000 FireWire-PT-13-LTLCardinality-07 20836957 m, 21196 m/sec, 84630241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 930/1797 138/2000 FireWire-PT-13-LTLCardinality-07 20943087 m, 21226 m/sec, 85085576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 935/1797 139/2000 FireWire-PT-13-LTLCardinality-07 21045274 m, 20437 m/sec, 85601502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 940/1797 139/2000 FireWire-PT-13-LTLCardinality-07 21151198 m, 21184 m/sec, 86037040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 945/1797 140/2000 FireWire-PT-13-LTLCardinality-07 21265389 m, 22838 m/sec, 86484978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 950/1797 141/2000 FireWire-PT-13-LTLCardinality-07 21376810 m, 22284 m/sec, 86944864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 955/1797 142/2000 FireWire-PT-13-LTLCardinality-07 21488845 m, 22407 m/sec, 87388157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 960/1797 142/2000 FireWire-PT-13-LTLCardinality-07 21599900 m, 22211 m/sec, 87833100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 965/1797 143/2000 FireWire-PT-13-LTLCardinality-07 21701233 m, 20266 m/sec, 88371415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 970/1797 144/2000 FireWire-PT-13-LTLCardinality-07 21805181 m, 20789 m/sec, 88817009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 975/1797 144/2000 FireWire-PT-13-LTLCardinality-07 21917412 m, 22446 m/sec, 89401941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 980/1797 145/2000 FireWire-PT-13-LTLCardinality-07 22026113 m, 21740 m/sec, 89898317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 985/1797 146/2000 FireWire-PT-13-LTLCardinality-07 22130700 m, 20917 m/sec, 90420161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 990/1797 146/2000 FireWire-PT-13-LTLCardinality-07 22245999 m, 23059 m/sec, 90843347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 995/1797 147/2000 FireWire-PT-13-LTLCardinality-07 22363965 m, 23593 m/sec, 91275793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1000/1797 148/2000 FireWire-PT-13-LTLCardinality-07 22485790 m, 24365 m/sec, 91664334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1005/1797 149/2000 FireWire-PT-13-LTLCardinality-07 22604986 m, 23839 m/sec, 92215323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1010/1797 149/2000 FireWire-PT-13-LTLCardinality-07 22701610 m, 19324 m/sec, 92959332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1015/1797 150/2000 FireWire-PT-13-LTLCardinality-07 22816288 m, 22935 m/sec, 93398253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1020/1797 151/2000 FireWire-PT-13-LTLCardinality-07 22931730 m, 23088 m/sec, 93787628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1025/1797 152/2000 FireWire-PT-13-LTLCardinality-07 23041823 m, 22018 m/sec, 94125124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1030/1797 152/2000 FireWire-PT-13-LTLCardinality-07 23150306 m, 21696 m/sec, 94530473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1035/1797 153/2000 FireWire-PT-13-LTLCardinality-07 23257988 m, 21536 m/sec, 94883361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1040/1797 154/2000 FireWire-PT-13-LTLCardinality-07 23367061 m, 21814 m/sec, 95217880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1045/1797 154/2000 FireWire-PT-13-LTLCardinality-07 23475648 m, 21717 m/sec, 95560604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1050/1797 155/2000 FireWire-PT-13-LTLCardinality-07 23585407 m, 21951 m/sec, 95905884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1055/1797 156/2000 FireWire-PT-13-LTLCardinality-07 23695459 m, 22010 m/sec, 96270971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1060/1797 157/2000 FireWire-PT-13-LTLCardinality-07 23803906 m, 21689 m/sec, 96646149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1065/1797 157/2000 FireWire-PT-13-LTLCardinality-07 23909366 m, 21092 m/sec, 97002904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1070/1797 158/2000 FireWire-PT-13-LTLCardinality-07 24015181 m, 21163 m/sec, 97346807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1075/1797 159/2000 FireWire-PT-13-LTLCardinality-07 24125811 m, 22126 m/sec, 97731104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1080/1797 159/2000 FireWire-PT-13-LTLCardinality-07 24233937 m, 21625 m/sec, 98099956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1085/1797 160/2000 FireWire-PT-13-LTLCardinality-07 24338488 m, 20910 m/sec, 98497713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1090/1797 161/2000 FireWire-PT-13-LTLCardinality-07 24441136 m, 20529 m/sec, 98893138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1095/1797 161/2000 FireWire-PT-13-LTLCardinality-07 24543132 m, 20399 m/sec, 99278758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1100/1797 162/2000 FireWire-PT-13-LTLCardinality-07 24651127 m, 21599 m/sec, 99700269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1105/1797 163/2000 FireWire-PT-13-LTLCardinality-07 24761450 m, 22064 m/sec, 100080794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1110/1797 164/2000 FireWire-PT-13-LTLCardinality-07 24874012 m, 22512 m/sec, 100434602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1115/1797 164/2000 FireWire-PT-13-LTLCardinality-07 24983175 m, 21832 m/sec, 100840214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1120/1797 165/2000 FireWire-PT-13-LTLCardinality-07 25098850 m, 23135 m/sec, 101260907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1125/1797 166/2000 FireWire-PT-13-LTLCardinality-07 25214012 m, 23032 m/sec, 101671400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1130/1797 166/2000 FireWire-PT-13-LTLCardinality-07 25321229 m, 21443 m/sec, 102044325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1135/1797 167/2000 FireWire-PT-13-LTLCardinality-07 25430208 m, 21795 m/sec, 102419990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1140/1797 168/2000 FireWire-PT-13-LTLCardinality-07 25538149 m, 21588 m/sec, 102890038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1145/1797 169/2000 FireWire-PT-13-LTLCardinality-07 25644560 m, 21282 m/sec, 103315149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1150/1797 169/2000 FireWire-PT-13-LTLCardinality-07 25749659 m, 21019 m/sec, 103738063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1155/1797 170/2000 FireWire-PT-13-LTLCardinality-07 25853598 m, 20787 m/sec, 104142878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1160/1797 171/2000 FireWire-PT-13-LTLCardinality-07 25960205 m, 21321 m/sec, 104593994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1165/1797 171/2000 FireWire-PT-13-LTLCardinality-07 26067810 m, 21521 m/sec, 105047218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1170/1797 172/2000 FireWire-PT-13-LTLCardinality-07 26181257 m, 22689 m/sec, 105555627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1175/1797 173/2000 FireWire-PT-13-LTLCardinality-07 26292127 m, 22174 m/sec, 106056547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1180/1797 173/2000 FireWire-PT-13-LTLCardinality-07 26394606 m, 20495 m/sec, 106560186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1185/1797 174/2000 FireWire-PT-13-LTLCardinality-07 26506617 m, 22402 m/sec, 106951824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1190/1797 175/2000 FireWire-PT-13-LTLCardinality-07 26611896 m, 21055 m/sec, 107395901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1195/1797 175/2000 FireWire-PT-13-LTLCardinality-07 26716369 m, 20894 m/sec, 107815839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1200/1797 176/2000 FireWire-PT-13-LTLCardinality-07 26822485 m, 21223 m/sec, 108163841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1205/1797 177/2000 FireWire-PT-13-LTLCardinality-07 26936673 m, 22837 m/sec, 108546452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1210/1797 178/2000 FireWire-PT-13-LTLCardinality-07 27046930 m, 22051 m/sec, 108963688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1215/1797 178/2000 FireWire-PT-13-LTLCardinality-07 27160303 m, 22674 m/sec, 109381389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1220/1797 179/2000 FireWire-PT-13-LTLCardinality-07 27281170 m, 24173 m/sec, 109804362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1225/1797 180/2000 FireWire-PT-13-LTLCardinality-07 27403002 m, 24366 m/sec, 110218831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1230/1797 181/2000 FireWire-PT-13-LTLCardinality-07 27511930 m, 21785 m/sec, 110872362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1235/1797 181/2000 FireWire-PT-13-LTLCardinality-07 27611589 m, 19931 m/sec, 111527197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1240/1797 182/2000 FireWire-PT-13-LTLCardinality-07 27725196 m, 22721 m/sec, 111910923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1245/1797 183/2000 FireWire-PT-13-LTLCardinality-07 27839883 m, 22937 m/sec, 112300732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1250/1797 184/2000 FireWire-PT-13-LTLCardinality-07 27948260 m, 21675 m/sec, 112752683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1255/1797 184/2000 FireWire-PT-13-LTLCardinality-07 28056556 m, 21659 m/sec, 113200956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1262/1797 185/2000 FireWire-PT-13-LTLCardinality-07 28147686 m, 18226 m/sec, 113499737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1267/1797 186/2000 FireWire-PT-13-LTLCardinality-07 28257269 m, 21916 m/sec, 113874069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1277/1797 186/2000 FireWire-PT-13-LTLCardinality-07 28267705 m, 2087 m/sec, 113908915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1283/1797 186/2000 FireWire-PT-13-LTLCardinality-07 28271171 m, 693 m/sec, 113920667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-13-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-13-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-13-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1289/1797 186/2000 FireWire-PT-13-LTLCardinality-07 28273391 m, 444 m/sec, 113926997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 57: 409 Killed $BK_TOOL --conf=$LOLA_CONF $LOLA_EXAM $LOLA_VERDICT $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-13"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-13, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899700267"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-13.tgz
mv FireWire-PT-13 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;