About the Execution of LoLA for FireWire-PT-12
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 692938.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899700260.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-12, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899700260
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 125K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-12-LTLFireability-00
FORMULA_NAME FireWire-PT-12-LTLFireability-01
FORMULA_NAME FireWire-PT-12-LTLFireability-02
FORMULA_NAME FireWire-PT-12-LTLFireability-03
FORMULA_NAME FireWire-PT-12-LTLFireability-04
FORMULA_NAME FireWire-PT-12-LTLFireability-05
FORMULA_NAME FireWire-PT-12-LTLFireability-06
FORMULA_NAME FireWire-PT-12-LTLFireability-07
FORMULA_NAME FireWire-PT-12-LTLFireability-08
FORMULA_NAME FireWire-PT-12-LTLFireability-09
FORMULA_NAME FireWire-PT-12-LTLFireability-10
FORMULA_NAME FireWire-PT-12-LTLFireability-11
FORMULA_NAME FireWire-PT-12-LTLFireability-12
FORMULA_NAME FireWire-PT-12-LTLFireability-13
FORMULA_NAME FireWire-PT-12-LTLFireability-14
FORMULA_NAME FireWire-PT-12-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717417143253
starting LoLA
BK_EXAMINATION: LTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
BK_STOP 1717417836191
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 18 FireWire-PT-12-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for FireWire-PT-12-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-12-LTLFireability-00
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-12-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FireWire-PT-12-LTLFireability-02
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for FireWire-PT-12-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 493
[[35mlola[0m][I] fired transitions : 877
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 FireWire-PT-12-LTLFireability-08
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for FireWire-PT-12-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FireWire-PT-12-LTLFireability-04
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for FireWire-PT-12-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 47 FireWire-PT-12-LTLFireability-13
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for FireWire-PT-12-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 FireWire-PT-12-LTLFireability-14
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for FireWire-PT-12-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FireWire-PT-12-LTLFireability-12
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FireWire-PT-12-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7647
[[35mlola[0m][I] fired transitions : 30061
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 FireWire-PT-12-LTLFireability-15
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for FireWire-PT-12-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FireWire-PT-12-LTLFireability-11
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for FireWire-PT-12-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FireWire-PT-12-LTLFireability-10
[[35mlola[0m][I] time limit : 600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for FireWire-PT-12-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 FireWire-PT-12-LTLFireability-09
[[35mlola[0m][I] time limit : 720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for FireWire-PT-12-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FireWire-PT-12-LTLFireability-03
[[35mlola[0m][I] time limit : 900 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for FireWire-PT-12-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6740
[[35mlola[0m][I] fired transitions : 18830
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FireWire-PT-12-LTLFireability-01
[[35mlola[0m][I] time limit : 1200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/1200 7/2000 FireWire-PT-12-LTLFireability-01 981543 m, 196308 m/sec, 4268317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/1200 13/2000 FireWire-PT-12-LTLFireability-01 1929641 m, 189619 m/sec, 8951079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/1200 19/2000 FireWire-PT-12-LTLFireability-01 2952908 m, 204653 m/sec, 13515992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/1200 25/2000 FireWire-PT-12-LTLFireability-01 3894077 m, 188233 m/sec, 18101820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/1200 32/2000 FireWire-PT-12-LTLFireability-01 4887238 m, 198632 m/sec, 22539329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/1200 38/2000 FireWire-PT-12-LTLFireability-01 5851888 m, 192930 m/sec, 27053664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/1200 45/2000 FireWire-PT-12-LTLFireability-01 6942040 m, 218030 m/sec, 31292682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/1200 52/2000 FireWire-PT-12-LTLFireability-01 8072273 m, 226046 m/sec, 35539101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/1200 59/2000 FireWire-PT-12-LTLFireability-01 9166423 m, 218830 m/sec, 39800880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/1200 67/2000 FireWire-PT-12-LTLFireability-01 10296857 m, 226086 m/sec, 44061049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/1200 74/2000 FireWire-PT-12-LTLFireability-01 11387709 m, 218170 m/sec, 48301822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/1200 80/2000 FireWire-PT-12-LTLFireability-01 12363669 m, 195192 m/sec, 51949165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/1200 87/2000 FireWire-PT-12-LTLFireability-01 13417769 m, 210820 m/sec, 56036194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/1200 94/2000 FireWire-PT-12-LTLFireability-01 14564883 m, 229422 m/sec, 60331560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/1200 102/2000 FireWire-PT-12-LTLFireability-01 15685667 m, 224156 m/sec, 64642172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/1200 109/2000 FireWire-PT-12-LTLFireability-01 16784389 m, 219744 m/sec, 69016708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/1200 114/2000 FireWire-PT-12-LTLFireability-01 17547107 m, 152543 m/sec, 73229678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/1200 119/2000 FireWire-PT-12-LTLFireability-01 18297465 m, 150071 m/sec, 77595425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/1200 124/2000 FireWire-PT-12-LTLFireability-01 19158780 m, 172263 m/sec, 81853620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/1200 130/2000 FireWire-PT-12-LTLFireability-01 20042668 m, 176777 m/sec, 86093511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/1200 135/2000 FireWire-PT-12-LTLFireability-01 20880531 m, 167572 m/sec, 90042879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/1200 141/2000 FireWire-PT-12-LTLFireability-01 21769635 m, 177820 m/sec, 94286712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/1200 148/2000 FireWire-PT-12-LTLFireability-01 22782860 m, 202645 m/sec, 98758900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/1200 153/2000 FireWire-PT-12-LTLFireability-01 23677526 m, 178933 m/sec, 103312119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/1200 159/2000 FireWire-PT-12-LTLFireability-01 24621398 m, 188774 m/sec, 107776052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/1200 164/2000 FireWire-PT-12-LTLFireability-01 25407386 m, 157197 m/sec, 112270762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/1200 169/2000 FireWire-PT-12-LTLFireability-01 26066210 m, 131764 m/sec, 116717906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/1200 174/2000 FireWire-PT-12-LTLFireability-01 26842787 m, 155315 m/sec, 121057263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/1200 179/2000 FireWire-PT-12-LTLFireability-01 27683461 m, 168134 m/sec, 125269984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/1200 185/2000 FireWire-PT-12-LTLFireability-01 28559198 m, 175147 m/sec, 129344420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/1200 191/2000 FireWire-PT-12-LTLFireability-01 29521669 m, 192494 m/sec, 133662316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/1200 197/2000 FireWire-PT-12-LTLFireability-01 30415487 m, 178763 m/sec, 137729056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/1200 203/2000 FireWire-PT-12-LTLFireability-01 31377008 m, 192304 m/sec, 142024076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/1200 209/2000 FireWire-PT-12-LTLFireability-01 32286612 m, 181920 m/sec, 146177235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/1200 214/2000 FireWire-PT-12-LTLFireability-01 33147196 m, 172116 m/sec, 149975720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/1200 220/2000 FireWire-PT-12-LTLFireability-01 34028911 m, 176343 m/sec, 153991933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/1200 226/2000 FireWire-PT-12-LTLFireability-01 35004745 m, 195166 m/sec, 158357233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/1200 233/2000 FireWire-PT-12-LTLFireability-01 35950598 m, 189170 m/sec, 162666886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/1200 239/2000 FireWire-PT-12-LTLFireability-01 36922508 m, 194382 m/sec, 167046945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/1200 245/2000 FireWire-PT-12-LTLFireability-01 37854050 m, 186308 m/sec, 171303918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/1200 251/2000 FireWire-PT-12-LTLFireability-01 38781731 m, 185536 m/sec, 175648804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/1200 257/2000 FireWire-PT-12-LTLFireability-01 39695617 m, 182777 m/sec, 179876541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/1200 263/2000 FireWire-PT-12-LTLFireability-01 40750253 m, 210927 m/sec, 183995927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/1200 270/2000 FireWire-PT-12-LTLFireability-01 41830294 m, 216008 m/sec, 188054885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/1200 277/2000 FireWire-PT-12-LTLFireability-01 42873506 m, 208642 m/sec, 192006984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/1200 284/2000 FireWire-PT-12-LTLFireability-01 43903621 m, 206023 m/sec, 195906922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/1200 291/2000 FireWire-PT-12-LTLFireability-01 45009343 m, 221144 m/sec, 200112072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/1200 296/2000 FireWire-PT-12-LTLFireability-01 45829782 m, 164087 m/sec, 204310684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/1200 302/2000 FireWire-PT-12-LTLFireability-01 46658355 m, 165714 m/sec, 208507660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/1200 307/2000 FireWire-PT-12-LTLFireability-01 47507620 m, 169853 m/sec, 212514531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/1200 313/2000 FireWire-PT-12-LTLFireability-01 48431792 m, 184834 m/sec, 216789673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/1200 318/2000 FireWire-PT-12-LTLFireability-01 49291967 m, 172035 m/sec, 221070389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/1200 323/2000 FireWire-PT-12-LTLFireability-01 49980876 m, 137781 m/sec, 225267809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/1200 328/2000 FireWire-PT-12-LTLFireability-01 50795312 m, 162887 m/sec, 229382112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/1200 334/2000 FireWire-PT-12-LTLFireability-01 51687620 m, 178461 m/sec, 233474665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/1200 340/2000 FireWire-PT-12-LTLFireability-01 52593866 m, 181249 m/sec, 237538294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/1200 345/2000 FireWire-PT-12-LTLFireability-01 53432919 m, 167810 m/sec, 241316142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/1200 351/2000 FireWire-PT-12-LTLFireability-01 54330706 m, 179557 m/sec, 245325042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/1200 357/2000 FireWire-PT-12-LTLFireability-01 55248267 m, 183512 m/sec, 249419143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/1200 362/2000 FireWire-PT-12-LTLFireability-01 56038691 m, 158084 m/sec, 253820060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/1200 367/2000 FireWire-PT-12-LTLFireability-01 56838296 m, 159921 m/sec, 258275646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/1200 372/2000 FireWire-PT-12-LTLFireability-01 57623920 m, 157124 m/sec, 262654828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/1200 378/2000 FireWire-PT-12-LTLFireability-01 58467112 m, 168638 m/sec, 267060552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/1200 384/2000 FireWire-PT-12-LTLFireability-01 59387399 m, 184057 m/sec, 271389008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/1200 389/2000 FireWire-PT-12-LTLFireability-01 60303589 m, 183238 m/sec, 275767500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/1200 395/2000 FireWire-PT-12-LTLFireability-01 61169052 m, 173092 m/sec, 279881299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/1200 401/2000 FireWire-PT-12-LTLFireability-01 62052444 m, 176678 m/sec, 284066790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/1200 407/2000 FireWire-PT-12-LTLFireability-01 62990312 m, 187573 m/sec, 288511233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/1200 412/2000 FireWire-PT-12-LTLFireability-01 63785746 m, 159086 m/sec, 292852235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/1200 416/2000 FireWire-PT-12-LTLFireability-01 64459599 m, 134770 m/sec, 297233792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/1200 421/2000 FireWire-PT-12-LTLFireability-01 65221798 m, 152439 m/sec, 301582386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/1200 426/2000 FireWire-PT-12-LTLFireability-01 65958703 m, 147381 m/sec, 305782748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/1200 431/2000 FireWire-PT-12-LTLFireability-01 66751105 m, 158480 m/sec, 310245389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/1200 436/2000 FireWire-PT-12-LTLFireability-01 67498035 m, 149386 m/sec, 314632235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/1200 440/2000 FireWire-PT-12-LTLFireability-01 68088615 m, 118116 m/sec, 318948961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/1200 444/2000 FireWire-PT-12-LTLFireability-01 68759125 m, 134102 m/sec, 323181577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/1200 449/2000 FireWire-PT-12-LTLFireability-01 69565524 m, 161279 m/sec, 327455564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/1200 454/2000 FireWire-PT-12-LTLFireability-01 70330051 m, 152905 m/sec, 331671882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/1200 459/2000 FireWire-PT-12-LTLFireability-01 71101844 m, 154358 m/sec, 335904897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/1200 464/2000 FireWire-PT-12-LTLFireability-01 71815447 m, 142720 m/sec, 339731795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/1200 469/2000 FireWire-PT-12-LTLFireability-01 72594157 m, 155742 m/sec, 344060764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/1200 474/2000 FireWire-PT-12-LTLFireability-01 73391993 m, 159567 m/sec, 348353841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/1200 480/2000 FireWire-PT-12-LTLFireability-01 74349597 m, 191520 m/sec, 352571240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/1200 486/2000 FireWire-PT-12-LTLFireability-01 75244877 m, 179056 m/sec, 356912699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/1200 491/2000 FireWire-PT-12-LTLFireability-01 76139982 m, 179021 m/sec, 361022106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/1200 496/2000 FireWire-PT-12-LTLFireability-01 76913959 m, 154795 m/sec, 365204365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/1200 501/2000 FireWire-PT-12-LTLFireability-01 77599947 m, 137197 m/sec, 369403976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/1200 505/2000 FireWire-PT-12-LTLFireability-01 78284166 m, 136843 m/sec, 373874452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/1200 511/2000 FireWire-PT-12-LTLFireability-01 79252280 m, 193622 m/sec, 378281040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/1200 517/2000 FireWire-PT-12-LTLFireability-01 80133101 m, 176164 m/sec, 382716004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/1200 523/2000 FireWire-PT-12-LTLFireability-01 81029585 m, 179296 m/sec, 386891924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/1200 528/2000 FireWire-PT-12-LTLFireability-01 81817479 m, 157578 m/sec, 391119794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/1200 532/2000 FireWire-PT-12-LTLFireability-01 82504905 m, 137485 m/sec, 395390187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/1200 537/2000 FireWire-PT-12-LTLFireability-01 83303207 m, 159660 m/sec, 399710600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 475/1200 543/2000 FireWire-PT-12-LTLFireability-01 84222879 m, 183934 m/sec, 404014944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 480/1200 549/2000 FireWire-PT-12-LTLFireability-01 85130012 m, 181426 m/sec, 408198758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 485/1200 554/2000 FireWire-PT-12-LTLFireability-01 85963902 m, 166778 m/sec, 412423936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/1200 559/2000 FireWire-PT-12-LTLFireability-01 86700014 m, 147222 m/sec, 416687974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 495/1200 563/2000 FireWire-PT-12-LTLFireability-01 87337934 m, 127584 m/sec, 421007808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 500/1200 570/2000 FireWire-PT-12-LTLFireability-01 88339748 m, 200362 m/sec, 425228021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 505/1200 575/2000 FireWire-PT-12-LTLFireability-01 89251352 m, 182320 m/sec, 429497102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/1200 581/2000 FireWire-PT-12-LTLFireability-01 90160316 m, 181792 m/sec, 433709558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 515/1200 588/2000 FireWire-PT-12-LTLFireability-01 91160424 m, 200021 m/sec, 437825095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 520/1200 594/2000 FireWire-PT-12-LTLFireability-01 92091433 m, 186201 m/sec, 441928232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 525/1200 600/2000 FireWire-PT-12-LTLFireability-01 93025168 m, 186747 m/sec, 446068015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 530/1200 606/2000 FireWire-PT-12-LTLFireability-01 93925171 m, 180000 m/sec, 450087389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 535/1200 612/2000 FireWire-PT-12-LTLFireability-01 94849608 m, 184887 m/sec, 454142916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 540/1200 618/2000 FireWire-PT-12-LTLFireability-01 95775115 m, 185101 m/sec, 458328730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 545/1200 624/2000 FireWire-PT-12-LTLFireability-01 96747756 m, 194528 m/sec, 462440280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 550/1200 630/2000 FireWire-PT-12-LTLFireability-01 97719320 m, 194312 m/sec, 466624969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 555/1200 637/2000 FireWire-PT-12-LTLFireability-01 98703301 m, 196796 m/sec, 470754047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 560/1200 643/2000 FireWire-PT-12-LTLFireability-01 99667399 m, 192819 m/sec, 474892725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 565/1200 649/2000 FireWire-PT-12-LTLFireability-01 100594979 m, 185516 m/sec, 479088751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 570/1200 655/2000 FireWire-PT-12-LTLFireability-01 101513610 m, 183726 m/sec, 483226142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 575/1200 660/2000 FireWire-PT-12-LTLFireability-01 102379280 m, 173134 m/sec, 486954724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 580/1200 666/2000 FireWire-PT-12-LTLFireability-01 103218046 m, 167753 m/sec, 490603953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 585/1200 671/2000 FireWire-PT-12-LTLFireability-01 104043689 m, 165128 m/sec, 494165374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 590/1200 677/2000 FireWire-PT-12-LTLFireability-01 104943508 m, 179963 m/sec, 498070502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 595/1200 683/2000 FireWire-PT-12-LTLFireability-01 105848753 m, 181049 m/sec, 502162509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 600/1200 688/2000 FireWire-PT-12-LTLFireability-01 106737078 m, 177665 m/sec, 506151550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 605/1200 695/2000 FireWire-PT-12-LTLFireability-01 107684950 m, 189574 m/sec, 510382144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 610/1200 701/2000 FireWire-PT-12-LTLFireability-01 108694964 m, 202002 m/sec, 514668303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 615/1200 708/2000 FireWire-PT-12-LTLFireability-01 109695545 m, 200116 m/sec, 518883501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 620/1200 714/2000 FireWire-PT-12-LTLFireability-01 110650665 m, 191024 m/sec, 523170462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 625/1200 720/2000 FireWire-PT-12-LTLFireability-01 111590809 m, 188028 m/sec, 527393698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 630/1200 726/2000 FireWire-PT-12-LTLFireability-01 112595282 m, 200894 m/sec, 531633180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 635/1200 733/2000 FireWire-PT-12-LTLFireability-01 113575356 m, 196014 m/sec, 536009262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 640/1200 739/2000 FireWire-PT-12-LTLFireability-01 114545970 m, 194122 m/sec, 540334168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 645/1200 744/2000 FireWire-PT-12-LTLFireability-01 115315677 m, 153941 m/sec, 544560502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 650/1200 749/2000 FireWire-PT-12-LTLFireability-01 116063569 m, 149578 m/sec, 548732827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 655/1200 754/2000 FireWire-PT-12-LTLFireability-01 116816964 m, 150679 m/sec, 552885203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 754
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 660/1200 758/2000 FireWire-PT-12-LTLFireability-01 117507497 m, 138106 m/sec, 557100223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 665/1200 762/2000 FireWire-PT-12-LTLFireability-01 118145795 m, 127659 m/sec, 561236917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 670/1200 766/2000 FireWire-PT-12-LTLFireability-01 118704994 m, 111839 m/sec, 565320600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 766
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 675/1200 770/2000 FireWire-PT-12-LTLFireability-01 119333675 m, 125736 m/sec, 569704431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 680/1200 775/2000 FireWire-PT-12-LTLFireability-01 120165766 m, 166418 m/sec, 573838300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 685/1200 780/2000 FireWire-PT-12-LTLFireability-01 120926951 m, 152237 m/sec, 578040847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-12-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 690/1200 784/2000 FireWire-PT-12-LTLFireability-01 121581002 m, 130810 m/sec, 581693185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 57: 408 Killed $BK_TOOL --conf=$LOLA_CONF $LOLA_EXAM $LOLA_VERDICT $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-12"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-12, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899700260"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-12.tgz
mv FireWire-PT-12 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;