About the Execution of LoLA for FireWire-PT-10
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1929.792 | 65454.00 | 66176.00 | 250.60 | FFFFFFTFFFFFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899700244.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899700244
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 7.2K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 15K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 178K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 101K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-10-LTLFireability-00
FORMULA_NAME FireWire-PT-10-LTLFireability-01
FORMULA_NAME FireWire-PT-10-LTLFireability-02
FORMULA_NAME FireWire-PT-10-LTLFireability-03
FORMULA_NAME FireWire-PT-10-LTLFireability-04
FORMULA_NAME FireWire-PT-10-LTLFireability-05
FORMULA_NAME FireWire-PT-10-LTLFireability-06
FORMULA_NAME FireWire-PT-10-LTLFireability-07
FORMULA_NAME FireWire-PT-10-LTLFireability-08
FORMULA_NAME FireWire-PT-10-LTLFireability-09
FORMULA_NAME FireWire-PT-10-LTLFireability-10
FORMULA_NAME FireWire-PT-10-LTLFireability-11
FORMULA_NAME FireWire-PT-10-LTLFireability-12
FORMULA_NAME FireWire-PT-10-LTLFireability-13
FORMULA_NAME FireWire-PT-10-LTLFireability-14
FORMULA_NAME FireWire-PT-10-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717416475246
starting LoLA
BK_EXAMINATION: LTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-10-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-10-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-10-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m] [1m[32mFireWire-PT-10-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-10-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 65 secs. Pages in use: 86
BK_STOP 1717416540700
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 21 FireWire-PT-10-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for FireWire-PT-10-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 FireWire-PT-10-LTLFireability-05
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 3 FireWire-PT-10-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for FireWire-PT-10-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FireWire-PT-10-LTLFireability-04
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-06-03 12:07:55] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for FireWire-PT-10-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FireWire-PT-10-LTLFireability-03
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for FireWire-PT-10-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 58
[[35mlola[0m][I] fired transitions : 92
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 45 FireWire-PT-10-LTLFireability-11
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for FireWire-PT-10-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 FireWire-PT-10-LTLFireability-06
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 59 FireWire-PT-10-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 59 FireWire-PT-10-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for FireWire-PT-10-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for FireWire-PT-10-LTLFireability-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FireWire-PT-10-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for FireWire-PT-10-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/327 7/2000 FireWire-PT-10-LTLFireability-06 1063545 m, 212709 m/sec, 5287383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/327 15/2000 FireWire-PT-10-LTLFireability-06 2177575 m, 222806 m/sec, 10630631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/327 21/2000 FireWire-PT-10-LTLFireability-06 3223588 m, 209202 m/sec, 15412239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/327 28/2000 FireWire-PT-10-LTLFireability-06 4226281 m, 200538 m/sec, 20422903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/327 35/2000 FireWire-PT-10-LTLFireability-06 5312534 m, 217250 m/sec, 25255265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/327 41/2000 FireWire-PT-10-LTLFireability-06 6297671 m, 197027 m/sec, 29925889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/327 48/2000 FireWire-PT-10-LTLFireability-06 7321900 m, 204845 m/sec, 34584841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/327 55/2000 FireWire-PT-10-LTLFireability-06 8425730 m, 220766 m/sec, 39167392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/327 62/2000 FireWire-PT-10-LTLFireability-06 9419841 m, 198822 m/sec, 43421764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/327 68/2000 FireWire-PT-10-LTLFireability-06 10351146 m, 186261 m/sec, 47632558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/327 74/2000 FireWire-PT-10-LTLFireability-06 11303896 m, 190550 m/sec, 51811916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/327 79/2000 FireWire-PT-10-LTLFireability-06 12170881 m, 173397 m/sec, 55973504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/327 86/2000 FireWire-PT-10-LTLFireability-06 13148819 m, 195587 m/sec, 60374538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for FireWire-PT-10-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13186772
[[35mlola[0m][I] fired transitions : 60545422
[[35mlola[0m][I] time used : 65
[[35mlola[0m][I] memory pages used : 86
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 FireWire-PT-10-LTLFireability-15
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for FireWire-PT-10-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 FireWire-PT-10-LTLFireability-14
[[35mlola[0m][I] time limit : 392 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for FireWire-PT-10-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 FireWire-PT-10-LTLFireability-09
[[35mlola[0m][I] time limit : 441 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for FireWire-PT-10-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 FireWire-PT-10-LTLFireability-08
[[35mlola[0m][I] time limit : 505 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for FireWire-PT-10-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 79
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FireWire-PT-10-LTLFireability-02
[[35mlola[0m][I] time limit : 589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for FireWire-PT-10-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-10-LTLFireability-00
[[35mlola[0m][I] time limit : 707 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-10-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 3 FireWire-PT-10-LTLFireability-01
[[35mlola[0m][I] time limit : 883 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for FireWire-PT-10-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 38 FireWire-PT-10-LTLFireability-10
[[35mlola[0m][I] time limit : 1178 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for FireWire-PT-10-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 142
[[35mlola[0m][I] fired transitions : 317
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 FireWire-PT-10-LTLFireability-12
[[35mlola[0m][I] time limit : 3535 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for FireWire-PT-10-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899700244"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-10.tgz
mv FireWire-PT-10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;