About the Execution of LoLA for FireWire-PT-09
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1109.367 | 121961.00 | 269606.00 | 403.10 | FFTFFTFFTTTTTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899700238.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-09, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899700238
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 588K
-rw-r--r-- 1 mcc users 7.4K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 100K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-00
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-01
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-02
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-03
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-04
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-05
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-06
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-07
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-08
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-09
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-10
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-11
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-12
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-13
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-14
FORMULA_NAME FireWire-PT-09-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717416327221
starting LoLA
BK_EXAMINATION: ReachabilityCardinality
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-ReachabilityCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-04: AG false state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 122 secs. Pages in use: 12
BK_STOP 1717416449182
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 FireWire-PT-09-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 FireWire-PT-09-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 FireWire-PT-09-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 FireWire-PT-09-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 FireWire-PT-09-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 FireWire-PT-09-ReachabilityCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 FireWire-PT-09-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for FireWire-PT-09-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 3 FireWire-PT-09-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 3 FireWire-PT-09-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 3 FireWire-PT-09-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 24 FireWire-PT-09-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for FireWire-PT-09-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4679
[[35mlola[0m][I] fired transitions : 13297
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 76 (type EXCL) for 42 FireWire-PT-09-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 39 FireWire-PT-09-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 39 FireWire-PT-09-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 189
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 175
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 55 (type FNDP) for 9 FireWire-PT-09-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 9 FireWire-PT-09-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 12 FireWire-PT-09-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 3164
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 21 FireWire-PT-09-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-10: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-11: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-14: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF STEQ 5/889 0/5 FireWire-PT-09-ReachabilityCardinality-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 61 EF FNDP 4/890 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 23050 attempts, .
[[35mlola[0m][.] 76 EF EXCL 5/593 2/2000 FireWire-PT-09-ReachabilityCardinality-2024-14 350782 m, 70156 m/sec, 1092077 t fired, .
[[35mlola[0m][.] 78 EF FNDP 4/890 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 21008 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 76 (type EXCL) for FireWire-PT-09-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 501893
[[35mlola[0m][I] fired transitions : 1567777
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 33 FireWire-PT-09-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 711 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for FireWire-PT-09-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 30 FireWire-PT-09-ReachabilityCardinality-2024-10
[[35mlola[0m][I] time limit : 889 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-10: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF STEQ 10/1774 0/5 FireWire-PT-09-ReachabilityCardinality-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 61 EF FNDP 9/1181 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 63332 attempts, .
[[35mlola[0m][.] 66 EF EXCL 3/889 2/2000 FireWire-PT-09-ReachabilityCardinality-2024-10 328389 m, 65677 m/sec, 1026407 t fired, .
[[35mlola[0m][.] 78 EF FNDP 9/1181 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 61323 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for FireWire-PT-09-ReachabilityCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 501840
[[35mlola[0m][I] fired transitions : 1567716
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 21 FireWire-PT-09-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 1183 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 12 FireWire-PT-09-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 21 FireWire-PT-09-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for FireWire-PT-09-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 14/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 104243 attempts, .
[[35mlola[0m][.] 78 EF FNDP 14/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 102223 attempts, .
[[35mlola[0m][.] 80 EF EXCL 3/1775 2/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 314870 m, 62974 m/sec, 989698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 19/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 145903 attempts, .
[[35mlola[0m][.] 78 EF FNDP 19/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 144150 attempts, .
[[35mlola[0m][.] 80 EF EXCL 8/1775 3/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 796083 m, 96242 m/sec, 2499853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 24/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 187644 attempts, .
[[35mlola[0m][.] 78 EF FNDP 24/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 186270 attempts, .
[[35mlola[0m][.] 80 EF EXCL 13/1775 5/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 1286159 m, 98015 m/sec, 4020107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 29/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 229078 attempts, .
[[35mlola[0m][.] 78 EF FNDP 29/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 228389 attempts, .
[[35mlola[0m][.] 80 EF EXCL 18/1775 7/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 1751689 m, 93106 m/sec, 5680958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 34/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 270541 attempts, .
[[35mlola[0m][.] 78 EF FNDP 34/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 270272 attempts, .
[[35mlola[0m][.] 80 EF EXCL 23/1775 8/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 2211605 m, 91983 m/sec, 7238031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 39/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 311959 attempts, .
[[35mlola[0m][.] 78 EF FNDP 39/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 312451 attempts, .
[[35mlola[0m][.] 80 EF EXCL 28/1775 10/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 2684723 m, 94623 m/sec, 8724122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-07: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 44/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 353352 attempts, .
[[35mlola[0m][.] 78 EF FNDP 44/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-07 354172 attempts, .
[[35mlola[0m][.] 80 EF EXCL 33/1775 11/2000 FireWire-PT-09-ReachabilityCardinality-2024-07 3141073 m, 91270 m/sec, 10330984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for FireWire-PT-09-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3464513
[[35mlola[0m][I] fired transitions : 11417982
[[35mlola[0m][I] time used : 37
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 12 FireWire-PT-09-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 3514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 384148
[[35mlola[0m][I] time used : 48
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 49/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 394983 attempts, .
[[35mlola[0m][.] 63 EF EXCL 1/3514 1/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 143892 m, 28778 m/sec, 455025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 54/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 439081 attempts, .
[[35mlola[0m][.] 63 EF EXCL 6/3514 3/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 640245 m, 99270 m/sec, 2015151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 59/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 482697 attempts, .
[[35mlola[0m][.] 63 EF EXCL 11/3514 4/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 1137094 m, 99369 m/sec, 3577069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 64/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 526673 attempts, .
[[35mlola[0m][.] 63 EF EXCL 16/3514 6/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 1622856 m, 97152 m/sec, 5187632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 69/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 570941 attempts, .
[[35mlola[0m][.] 63 EF EXCL 21/3514 8/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 2080050 m, 91438 m/sec, 6832571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 74/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 614979 attempts, .
[[35mlola[0m][.] 63 EF EXCL 26/3514 9/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 2559486 m, 95887 m/sec, 8341264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-07: AG false state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-08: AG true state equation[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-10: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-ReachabilityCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-ReachabilityCardinality-2024-04: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 79/3562 0/5 FireWire-PT-09-ReachabilityCardinality-2024-04 658618 attempts, .
[[35mlola[0m][.] 63 EF EXCL 31/3514 11/2000 FireWire-PT-09-ReachabilityCardinality-2024-04 3025533 m, 93209 m/sec, 9991297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for FireWire-PT-09-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3464361
[[35mlola[0m][I] fired transitions : 11438285
[[35mlola[0m][I] time used : 36
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for FireWire-PT-09-ReachabilityCardinality-2024-04 (obsolete)
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-09"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-09, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899700238"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-09.tgz
mv FireWire-PT-09 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;