About the Execution of LoLA for FireWire-PT-09
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1458.720 | 159215.00 | 161602.00 | 665.40 | TFFFFFTFFFTFFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899700236.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-09, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899700236
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 588K
-rw-r--r-- 1 mcc users 7.4K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 100K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-09-LTLFireability-00
FORMULA_NAME FireWire-PT-09-LTLFireability-01
FORMULA_NAME FireWire-PT-09-LTLFireability-02
FORMULA_NAME FireWire-PT-09-LTLFireability-03
FORMULA_NAME FireWire-PT-09-LTLFireability-04
FORMULA_NAME FireWire-PT-09-LTLFireability-05
FORMULA_NAME FireWire-PT-09-LTLFireability-06
FORMULA_NAME FireWire-PT-09-LTLFireability-07
FORMULA_NAME FireWire-PT-09-LTLFireability-08
FORMULA_NAME FireWire-PT-09-LTLFireability-09
FORMULA_NAME FireWire-PT-09-LTLFireability-10
FORMULA_NAME FireWire-PT-09-LTLFireability-11
FORMULA_NAME FireWire-PT-09-LTLFireability-12
FORMULA_NAME FireWire-PT-09-LTLFireability-13
FORMULA_NAME FireWire-PT-09-LTLFireability-14
FORMULA_NAME FireWire-PT-09-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717416242173
starting LoLA
BK_EXAMINATION: LTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-09-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-09-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 159 secs. Pages in use: 41
BK_STOP 1717416401388
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 FireWire-PT-09-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for FireWire-PT-09-LTLFireability-04
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-06-03 12:04:02] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 FireWire-PT-09-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for FireWire-PT-09-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FireWire-PT-09-LTLFireability-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for FireWire-PT-09-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FireWire-PT-09-LTLFireability-10
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for FireWire-PT-09-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-09-LTLFireability-00
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-09-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FireWire-PT-09-LTLFireability-13
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for FireWire-PT-09-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FireWire-PT-09-LTLFireability-03
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 28 FireWire-PT-09-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for FireWire-PT-09-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FireWire-PT-09-LTLFireability-12
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 28 FireWire-PT-09-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 28 FireWire-PT-09-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for FireWire-PT-09-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for FireWire-PT-09-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for FireWire-PT-09-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for FireWire-PT-09-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for FireWire-PT-09-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 5/450 6/2000 FireWire-PT-09-LTLFireability-12 845257 m, 169051 m/sec, 6018473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FireWire-PT-09-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1447120
[[35mlola[0m][I] fired transitions : 10783207
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 FireWire-PT-09-LTLFireability-09
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for FireWire-PT-09-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 40971
[[35mlola[0m][I] fired transitions : 178021
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FireWire-PT-09-LTLFireability-06
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for FireWire-PT-09-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 FireWire-PT-09-LTLFireability-05
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for FireWire-PT-09-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FireWire-PT-09-LTLFireability-02
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for FireWire-PT-09-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FireWire-PT-09-LTLFireability-01
[[35mlola[0m][I] time limit : 1197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FireWire-PT-09-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FireWire-PT-09-LTLFireability-11
[[35mlola[0m][I] time limit : 1795 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 1/1795 1/2000 FireWire-PT-09-LTLFireability-11 49427 m, 9885 m/sec, 205559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 6/1795 2/2000 FireWire-PT-09-LTLFireability-11 293709 m, 48856 m/sec, 1224493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 11/1795 4/2000 FireWire-PT-09-LTLFireability-11 524423 m, 46142 m/sec, 2191940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 16/1795 6/2000 FireWire-PT-09-LTLFireability-11 769852 m, 49085 m/sec, 3128863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 21/1795 7/2000 FireWire-PT-09-LTLFireability-11 1009224 m, 47874 m/sec, 4055665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 26/1795 8/2000 FireWire-PT-09-LTLFireability-11 1222659 m, 42687 m/sec, 4976023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 31/1795 10/2000 FireWire-PT-09-LTLFireability-11 1439066 m, 43281 m/sec, 6645405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 36/1795 11/2000 FireWire-PT-09-LTLFireability-11 1639007 m, 39988 m/sec, 8370099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 41/1795 13/2000 FireWire-PT-09-LTLFireability-11 1851213 m, 42441 m/sec, 10028605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 46/1795 14/2000 FireWire-PT-09-LTLFireability-11 2062283 m, 42214 m/sec, 11667947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 51/1795 15/2000 FireWire-PT-09-LTLFireability-11 2271370 m, 41817 m/sec, 13268509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 56/1795 17/2000 FireWire-PT-09-LTLFireability-11 2462592 m, 38244 m/sec, 14902011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 61/1795 18/2000 FireWire-PT-09-LTLFireability-11 2660494 m, 39580 m/sec, 17203378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 66/1795 19/2000 FireWire-PT-09-LTLFireability-11 2854171 m, 38735 m/sec, 19645061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 71/1795 20/2000 FireWire-PT-09-LTLFireability-11 3037725 m, 36710 m/sec, 21926398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 76/1795 21/2000 FireWire-PT-09-LTLFireability-11 3228902 m, 38235 m/sec, 24115625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 81/1795 22/2000 FireWire-PT-09-LTLFireability-11 3418191 m, 37857 m/sec, 26274954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 86/1795 24/2000 FireWire-PT-09-LTLFireability-11 3608639 m, 38089 m/sec, 28472639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 91/1795 25/2000 FireWire-PT-09-LTLFireability-11 3773070 m, 32886 m/sec, 30619392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 96/1795 26/2000 FireWire-PT-09-LTLFireability-11 4007328 m, 46851 m/sec, 31601215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 101/1795 27/2000 FireWire-PT-09-LTLFireability-11 4229922 m, 44518 m/sec, 32539908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 106/1795 29/2000 FireWire-PT-09-LTLFireability-11 4467285 m, 47472 m/sec, 33445185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 111/1795 31/2000 FireWire-PT-09-LTLFireability-11 4698667 m, 46276 m/sec, 34341169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 116/1795 32/2000 FireWire-PT-09-LTLFireability-11 4920999 m, 44466 m/sec, 35244426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 121/1795 33/2000 FireWire-PT-09-LTLFireability-11 5127249 m, 41250 m/sec, 36613074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 126/1795 35/2000 FireWire-PT-09-LTLFireability-11 5335415 m, 41633 m/sec, 38349894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 131/1795 36/2000 FireWire-PT-09-LTLFireability-11 5533069 m, 39530 m/sec, 40014458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 136/1795 37/2000 FireWire-PT-09-LTLFireability-11 5744457 m, 42277 m/sec, 41649298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 141/1795 39/2000 FireWire-PT-09-LTLFireability-11 5954469 m, 42002 m/sec, 43224548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-09-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-09-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-09-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 146/1795 40/2000 FireWire-PT-09-LTLFireability-11 6159638 m, 41033 m/sec, 44872970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for FireWire-PT-09-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6314249
[[35mlola[0m][I] fired transitions : 46046304
[[35mlola[0m][I] time used : 150
[[35mlola[0m][I] memory pages used : 41
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FireWire-PT-09-LTLFireability-07
[[35mlola[0m][I] time limit : 3441 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for FireWire-PT-09-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-09"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-09, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899700236"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-09.tgz
mv FireWire-PT-09 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;