About the Execution of LoLA for FireWire-PT-08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 713.880 | 159183.00 | 626130.00 | 12.50 | ?T????????F?T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899700231.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-08, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899700231
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 7.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 7.7K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 78K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 36K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 97K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-00
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-01
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-02
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-03
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-04
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-05
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-06
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-07
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-08
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-09
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-10
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-11
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-12
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-13
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-14
FORMULA_NAME FireWire-PT-08-ReachabilityFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717416102233
starting LoLA
BK_EXAMINATION: ReachabilityFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-08-ReachabilityFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-ReachabilityFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-ReachabilityFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717416261416
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 FireWire-PT-08-ReachabilityFireability-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for FireWire-PT-08-ReachabilityFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 33 FireWire-PT-08-ReachabilityFireability-2024-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 3 FireWire-PT-08-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EQUN) for 3 FireWire-PT-08-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type FNDP) for 33 FireWire-PT-08-ReachabilityFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EQUN) for FireWire-PT-08-ReachabilityFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for FireWire-PT-08-ReachabilityFireability-2024-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 36 FireWire-PT-08-ReachabilityFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 36 FireWire-PT-08-ReachabilityFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for FireWire-PT-08-ReachabilityFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 536
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 5/359 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 14254 attempts, .
[[35mlola[0m][.] 54 EF EXCL 5/257 2/2000 FireWire-PT-08-ReachabilityFireability-2024-11 485162 m, 97032 m/sec, 1564385 t fired, .
[[35mlola[0m][.] 83 EF FNDP 5/399 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 13589 attempts, .
[[35mlola[0m][.] 84 EF STEQ 5/399 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 10/354 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 27923 attempts, .
[[35mlola[0m][.] 54 EF EXCL 10/257 4/2000 FireWire-PT-08-ReachabilityFireability-2024-11 980626 m, 99092 m/sec, 3160589 t fired, .
[[35mlola[0m][.] 83 EF FNDP 10/394 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 27149 attempts, .
[[35mlola[0m][.] 84 EF STEQ 10/394 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 15/349 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 41442 attempts, .
[[35mlola[0m][.] 54 EF EXCL 15/257 6/2000 FireWire-PT-08-ReachabilityFireability-2024-11 1472690 m, 98412 m/sec, 4743612 t fired, .
[[35mlola[0m][.] 83 EF FNDP 15/389 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 40700 attempts, .
[[35mlola[0m][.] 84 EF STEQ 15/389 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 20/344 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 53349 attempts, .
[[35mlola[0m][.] 54 EF EXCL 20/257 7/2000 FireWire-PT-08-ReachabilityFireability-2024-11 1938196 m, 93101 m/sec, 6419096 t fired, .
[[35mlola[0m][.] 83 EF FNDP 20/384 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 54382 attempts, .
[[35mlola[0m][.] 84 EF STEQ 20/384 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 25/339 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 66279 attempts, .
[[35mlola[0m][.] 54 EF EXCL 25/257 9/2000 FireWire-PT-08-ReachabilityFireability-2024-11 2415007 m, 95362 m/sec, 7952555 t fired, .
[[35mlola[0m][.] 83 EF FNDP 25/379 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 67351 attempts, .
[[35mlola[0m][.] 84 EF STEQ 25/379 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 30/334 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 79368 attempts, .
[[35mlola[0m][.] 54 EF EXCL 30/257 10/2000 FireWire-PT-08-ReachabilityFireability-2024-11 2852695 m, 87537 m/sec, 9272103 t fired, .
[[35mlola[0m][.] 83 EF FNDP 30/374 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 81068 attempts, .
[[35mlola[0m][.] 84 EF STEQ 30/374 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 35/329 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 92486 attempts, .
[[35mlola[0m][.] 54 EF EXCL 35/257 12/2000 FireWire-PT-08-ReachabilityFireability-2024-11 3255849 m, 80630 m/sec, 10949047 t fired, .
[[35mlola[0m][.] 83 EF FNDP 35/369 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 94967 attempts, .
[[35mlola[0m][.] 84 EF STEQ 35/369 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 40/324 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 105611 attempts, .
[[35mlola[0m][.] 54 EF EXCL 40/257 13/2000 FireWire-PT-08-ReachabilityFireability-2024-11 3695860 m, 88002 m/sec, 12422193 t fired, .
[[35mlola[0m][.] 83 EF FNDP 40/364 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 108890 attempts, .
[[35mlola[0m][.] 84 EF STEQ 40/364 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 45/319 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 112962 attempts, .
[[35mlola[0m][.] 54 EF EXCL 45/257 14/2000 FireWire-PT-08-ReachabilityFireability-2024-11 3961435 m, 53115 m/sec, 13219724 t fired, .
[[35mlola[0m][.] 83 EF FNDP 45/359 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 122468 attempts, .
[[35mlola[0m][.] 84 EF STEQ 45/359 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 50/314 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 121887 attempts, .
[[35mlola[0m][.] 54 EF EXCL 50/257 15/2000 FireWire-PT-08-ReachabilityFireability-2024-11 4225264 m, 52765 m/sec, 14296788 t fired, .
[[35mlola[0m][.] 83 EF FNDP 50/354 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 136148 attempts, .
[[35mlola[0m][.] 84 EF STEQ 50/354 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 55/309 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 130200 attempts, .
[[35mlola[0m][.] 54 EF EXCL 55/257 16/2000 FireWire-PT-08-ReachabilityFireability-2024-11 4500426 m, 55032 m/sec, 15190002 t fired, .
[[35mlola[0m][.] 83 EF FNDP 55/349 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 149693 attempts, .
[[35mlola[0m][.] 84 EF STEQ 55/349 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 60/304 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 136322 attempts, .
[[35mlola[0m][.] 54 EF EXCL 60/257 17/2000 FireWire-PT-08-ReachabilityFireability-2024-11 4697038 m, 39322 m/sec, 15873891 t fired, .
[[35mlola[0m][.] 83 EF FNDP 60/344 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 162843 attempts, .
[[35mlola[0m][.] 84 EF STEQ 60/344 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 65/299 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 142424 attempts, .
[[35mlola[0m][.] 54 EF EXCL 65/257 17/2000 FireWire-PT-08-ReachabilityFireability-2024-11 4870552 m, 34702 m/sec, 16760923 t fired, .
[[35mlola[0m][.] 83 EF FNDP 65/339 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 176344 attempts, .
[[35mlola[0m][.] 84 EF STEQ 65/339 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 70/294 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 148719 attempts, .
[[35mlola[0m][.] 54 EF EXCL 70/257 18/2000 FireWire-PT-08-ReachabilityFireability-2024-11 5071402 m, 40170 m/sec, 17541537 t fired, .
[[35mlola[0m][.] 83 EF FNDP 70/334 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 189934 attempts, .
[[35mlola[0m][.] 84 EF STEQ 70/334 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 75/289 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 154597 attempts, .
[[35mlola[0m][.] 54 EF EXCL 75/257 19/2000 FireWire-PT-08-ReachabilityFireability-2024-11 5282347 m, 42189 m/sec, 18150927 t fired, .
[[35mlola[0m][.] 83 EF FNDP 75/329 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 203855 attempts, .
[[35mlola[0m][.] 84 EF STEQ 75/329 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 80/284 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 160767 attempts, .
[[35mlola[0m][.] 54 EF EXCL 80/257 19/2000 FireWire-PT-08-ReachabilityFireability-2024-11 5448232 m, 33177 m/sec, 19063627 t fired, .
[[35mlola[0m][.] 83 EF FNDP 80/324 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 217066 attempts, .
[[35mlola[0m][.] 84 EF STEQ 80/324 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 85/279 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 169055 attempts, .
[[35mlola[0m][.] 54 EF EXCL 85/257 20/2000 FireWire-PT-08-ReachabilityFireability-2024-11 5671535 m, 44660 m/sec, 19692255 t fired, .
[[35mlola[0m][.] 83 EF FNDP 85/319 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 230527 attempts, .
[[35mlola[0m][.] 84 EF STEQ 85/319 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 90/274 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 175740 attempts, .
[[35mlola[0m][.] 54 EF EXCL 90/257 21/2000 FireWire-PT-08-ReachabilityFireability-2024-11 5839111 m, 33515 m/sec, 20694334 t fired, .
[[35mlola[0m][.] 83 EF FNDP 90/314 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 244154 attempts, .
[[35mlola[0m][.] 84 EF STEQ 90/314 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 95/269 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 181830 attempts, .
[[35mlola[0m][.] 54 EF EXCL 95/257 21/2000 FireWire-PT-08-ReachabilityFireability-2024-11 6066810 m, 45539 m/sec, 21430347 t fired, .
[[35mlola[0m][.] 83 EF FNDP 95/309 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 257612 attempts, .
[[35mlola[0m][.] 84 EF STEQ 95/309 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 100/264 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 188011 attempts, .
[[35mlola[0m][.] 54 EF EXCL 100/257 22/2000 FireWire-PT-08-ReachabilityFireability-2024-11 6281071 m, 42852 m/sec, 22138746 t fired, .
[[35mlola[0m][.] 83 EF FNDP 100/304 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 270951 attempts, .
[[35mlola[0m][.] 84 EF STEQ 100/304 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 105/259 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 194201 attempts, .
[[35mlola[0m][.] 54 EF EXCL 105/257 23/2000 FireWire-PT-08-ReachabilityFireability-2024-11 6522283 m, 48242 m/sec, 22909067 t fired, .
[[35mlola[0m][.] 83 EF FNDP 105/299 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 284545 attempts, .
[[35mlola[0m][.] 84 EF STEQ 105/299 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 110/254 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 200236 attempts, .
[[35mlola[0m][.] 54 EF EXCL 110/257 24/2000 FireWire-PT-08-ReachabilityFireability-2024-11 6759294 m, 47402 m/sec, 23682131 t fired, .
[[35mlola[0m][.] 83 EF FNDP 110/294 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 298130 attempts, .
[[35mlola[0m][.] 84 EF STEQ 110/294 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 115/249 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 206417 attempts, .
[[35mlola[0m][.] 54 EF EXCL 115/257 25/2000 FireWire-PT-08-ReachabilityFireability-2024-11 6984842 m, 45109 m/sec, 24378226 t fired, .
[[35mlola[0m][.] 83 EF FNDP 115/289 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 311548 attempts, .
[[35mlola[0m][.] 84 EF STEQ 115/289 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 120/244 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 216882 attempts, .
[[35mlola[0m][.] 54 EF EXCL 120/257 26/2000 FireWire-PT-08-ReachabilityFireability-2024-11 7329312 m, 68894 m/sec, 25799952 t fired, .
[[35mlola[0m][.] 83 EF FNDP 120/284 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 325049 attempts, .
[[35mlola[0m][.] 84 EF STEQ 120/284 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 125/239 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 225869 attempts, .
[[35mlola[0m][.] 54 EF EXCL 125/257 27/2000 FireWire-PT-08-ReachabilityFireability-2024-11 7651117 m, 64361 m/sec, 26907441 t fired, .
[[35mlola[0m][.] 83 EF FNDP 125/279 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 338643 attempts, .
[[35mlola[0m][.] 84 EF STEQ 125/279 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 130/234 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 232668 attempts, .
[[35mlola[0m][.] 54 EF EXCL 130/257 28/2000 FireWire-PT-08-ReachabilityFireability-2024-11 7892361 m, 48248 m/sec, 27744102 t fired, .
[[35mlola[0m][.] 83 EF FNDP 130/274 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 351551 attempts, .
[[35mlola[0m][.] 84 EF STEQ 130/274 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 135/229 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 238835 attempts, .
[[35mlola[0m][.] 54 EF EXCL 135/257 28/2000 FireWire-PT-08-ReachabilityFireability-2024-11 8099088 m, 41345 m/sec, 28453455 t fired, .
[[35mlola[0m][.] 83 EF FNDP 135/269 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 365226 attempts, .
[[35mlola[0m][.] 84 EF STEQ 135/269 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 140/224 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 244890 attempts, .
[[35mlola[0m][.] 54 EF EXCL 140/257 29/2000 FireWire-PT-08-ReachabilityFireability-2024-11 8290168 m, 38216 m/sec, 29192116 t fired, .
[[35mlola[0m][.] 83 EF FNDP 140/264 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 378520 attempts, .
[[35mlola[0m][.] 84 EF STEQ 140/264 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 145/219 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 250875 attempts, .
[[35mlola[0m][.] 54 EF EXCL 145/257 30/2000 FireWire-PT-08-ReachabilityFireability-2024-11 8488289 m, 39624 m/sec, 29928461 t fired, .
[[35mlola[0m][.] 83 EF FNDP 145/259 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 391383 attempts, .
[[35mlola[0m][.] 84 EF STEQ 145/259 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 150/214 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 256972 attempts, .
[[35mlola[0m][.] 54 EF EXCL 150/257 30/2000 FireWire-PT-08-ReachabilityFireability-2024-11 8674784 m, 37299 m/sec, 30743095 t fired, .
[[35mlola[0m][.] 83 EF FNDP 150/254 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 405245 attempts, .
[[35mlola[0m][.] 84 EF STEQ 150/254 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-ReachabilityFireability-2024-01: AG true state equation[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-ReachabilityFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-02: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-05: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-12: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-13: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 155/209 0/5 FireWire-PT-08-ReachabilityFireability-2024-11 263164 attempts, .
[[35mlola[0m][.] 54 EF EXCL 155/257 31/2000 FireWire-PT-08-ReachabilityFireability-2024-11 8880936 m, 41230 m/sec, 31455131 t fired, .
[[35mlola[0m][.] 83 EF FNDP 155/249 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 418627 attempts, .
[[35mlola[0m][.] 84 EF STEQ 155/249 0/5 FireWire-PT-08-ReachabilityFireability-2024-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for FireWire-PT-08-ReachabilityFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 83 (type FNDP) for FireWire-PT-08-ReachabilityFireability-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 18 FireWire-PT-08-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 18 FireWire-PT-08-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for FireWire-PT-08-ReachabilityFireability-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 424105
[[35mlola[0m][I] time used : 157
[[35mlola[0m][I] memory pages used : 0
/home/mcc/BenchKit/BenchKit_head.sh: line 57: 406 Segmentation fault $BK_TOOL --conf=$LOLA_CONF $LOLA_EXAM $LOLA_VERDICT $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-08"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-08, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899700231"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-08.tgz
mv FireWire-PT-08 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;