About the Execution of LoLA for FireWire-PT-08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2336.388 | 219061.00 | 249171.00 | 826.20 | FFFFTFFFTFTFFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899600228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-08, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899600228
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 7.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 7.7K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 78K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 36K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 97K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-08-LTLFireability-00
FORMULA_NAME FireWire-PT-08-LTLFireability-01
FORMULA_NAME FireWire-PT-08-LTLFireability-02
FORMULA_NAME FireWire-PT-08-LTLFireability-03
FORMULA_NAME FireWire-PT-08-LTLFireability-04
FORMULA_NAME FireWire-PT-08-LTLFireability-05
FORMULA_NAME FireWire-PT-08-LTLFireability-06
FORMULA_NAME FireWire-PT-08-LTLFireability-07
FORMULA_NAME FireWire-PT-08-LTLFireability-08
FORMULA_NAME FireWire-PT-08-LTLFireability-09
FORMULA_NAME FireWire-PT-08-LTLFireability-10
FORMULA_NAME FireWire-PT-08-LTLFireability-11
FORMULA_NAME FireWire-PT-08-LTLFireability-12
FORMULA_NAME FireWire-PT-08-LTLFireability-13
FORMULA_NAME FireWire-PT-08-LTLFireability-14
FORMULA_NAME FireWire-PT-08-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717415969120
starting LoLA
BK_EXAMINATION: LTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-08-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-08-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m] [1m[32mFireWire-PT-08-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 219 secs. Pages in use: 56
BK_STOP 1717416188181
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 FireWire-PT-08-LTLFireability-03
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for FireWire-PT-08-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 FireWire-PT-08-LTLFireability-06
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 6 FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for FireWire-PT-08-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 FireWire-PT-08-LTLFireability-15
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 6 FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for FireWire-PT-08-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 52 FireWire-PT-08-LTLFireability-12
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 6 FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for FireWire-PT-08-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 76
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 FireWire-PT-08-LTLFireability-08
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for FireWire-PT-08-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 93 (type EXCL) for 39 FireWire-PT-08-LTLFireability-09
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 93 (type EXCL) for FireWire-PT-08-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 FireWire-PT-08-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for FireWire-PT-08-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 FireWire-PT-08-LTLFireability-11
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for FireWire-PT-08-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 FireWire-PT-08-LTLFireability-04
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for FireWire-PT-08-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-08-LTLFireability-00
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 95 (type FNDP) for 62 FireWire-PT-08-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-08-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 97 (type EXCL) for 62 FireWire-PT-08-LTLFireability-14
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 97 (type EXCL) for FireWire-PT-08-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 95 (type FNDP) for FireWire-PT-08-LTLFireability-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 6 FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 6 FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 95 (type FNDP) for FireWire-PT-08-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-02: CONJ 0 2 2 0 6 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 82 EF FNDP 5/3600 0/5 FireWire-PT-08-LTLFireability-02 49859 attempts, .
[[35mlola[0m][.] 84 EF EXCL 5/514 2/2000 FireWire-PT-08-LTLFireability-02 485021 m, 97004 m/sec, 1518733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-02: CONJ 0 2 2 0 6 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 82 EF FNDP 10/3600 0/5 FireWire-PT-08-LTLFireability-02 99523 attempts, .
[[35mlola[0m][.] 84 EF EXCL 10/514 4/2000 FireWire-PT-08-LTLFireability-02 989621 m, 100920 m/sec, 3096211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-02: CONJ 0 2 2 0 6 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 82 EF FNDP 15/3600 0/5 FireWire-PT-08-LTLFireability-02 148888 attempts, .
[[35mlola[0m][.] 84 EF EXCL 15/514 6/2000 FireWire-PT-08-LTLFireability-02 1488409 m, 99757 m/sec, 4649375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-02: CONJ 0 2 2 0 6 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 82 EF FNDP 20/3600 0/5 FireWire-PT-08-LTLFireability-02 197680 attempts, .
[[35mlola[0m][.] 84 EF EXCL 20/514 7/2000 FireWire-PT-08-LTLFireability-02 1982363 m, 98790 m/sec, 6194398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-02: CONJ 0 2 2 0 6 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 82 EF FNDP 25/3600 0/5 FireWire-PT-08-LTLFireability-02 246719 attempts, .
[[35mlola[0m][.] 84 EF EXCL 25/514 9/2000 FireWire-PT-08-LTLFireability-02 2450992 m, 93725 m/sec, 7821187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2695842
[[35mlola[0m][I] fired transitions : 8751361
[[35mlola[0m][I] time used : 28
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for FireWire-PT-08-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 FireWire-PT-08-LTLFireability-07
[[35mlola[0m][I] time limit : 893 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for FireWire-PT-08-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 273375
[[35mlola[0m][I] time used : 28
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for FireWire-PT-08-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5048
[[35mlola[0m][I] fired transitions : 12588
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FireWire-PT-08-LTLFireability-01
[[35mlola[0m][I] time limit : 1190 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 2/1190 1/2000 FireWire-PT-08-LTLFireability-01 111718 m, 22343 m/sec, 357404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 7/1190 3/2000 FireWire-PT-08-LTLFireability-01 358857 m, 49427 m/sec, 1198917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 12/1190 4/2000 FireWire-PT-08-LTLFireability-01 598604 m, 47949 m/sec, 2028470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 17/1190 6/2000 FireWire-PT-08-LTLFireability-01 847818 m, 49842 m/sec, 2927199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 22/1190 8/2000 FireWire-PT-08-LTLFireability-01 1083851 m, 47206 m/sec, 3799007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 27/1190 9/2000 FireWire-PT-08-LTLFireability-01 1320442 m, 47318 m/sec, 4725156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 32/1190 11/2000 FireWire-PT-08-LTLFireability-01 1557134 m, 47338 m/sec, 5709735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 37/1190 12/2000 FireWire-PT-08-LTLFireability-01 1805145 m, 49602 m/sec, 6582257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 42/1190 14/2000 FireWire-PT-08-LTLFireability-01 2005994 m, 40169 m/sec, 7726745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 47/1190 15/2000 FireWire-PT-08-LTLFireability-01 2225448 m, 43890 m/sec, 8707628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 52/1190 17/2000 FireWire-PT-08-LTLFireability-01 2463540 m, 47618 m/sec, 9542537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 57/1190 18/2000 FireWire-PT-08-LTLFireability-01 2661173 m, 39526 m/sec, 10644553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 62/1190 19/2000 FireWire-PT-08-LTLFireability-01 2889105 m, 45586 m/sec, 11580952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 67/1190 21/2000 FireWire-PT-08-LTLFireability-01 3109070 m, 43993 m/sec, 12468101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 72/1190 22/2000 FireWire-PT-08-LTLFireability-01 3340518 m, 46289 m/sec, 13345819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 77/1190 24/2000 FireWire-PT-08-LTLFireability-01 3537239 m, 39344 m/sec, 14450465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 82/1190 25/2000 FireWire-PT-08-LTLFireability-01 3775736 m, 47699 m/sec, 15397628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 87/1190 27/2000 FireWire-PT-08-LTLFireability-01 4011286 m, 47110 m/sec, 16435032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 92/1190 28/2000 FireWire-PT-08-LTLFireability-01 4252608 m, 48264 m/sec, 17428804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 97/1190 30/2000 FireWire-PT-08-LTLFireability-01 4473542 m, 44186 m/sec, 18515254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 102/1190 31/2000 FireWire-PT-08-LTLFireability-01 4690260 m, 43343 m/sec, 19507284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 107/1190 32/2000 FireWire-PT-08-LTLFireability-01 4879189 m, 37785 m/sec, 20492637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 112/1190 34/2000 FireWire-PT-08-LTLFireability-01 5113855 m, 46933 m/sec, 21602809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 117/1190 35/2000 FireWire-PT-08-LTLFireability-01 5334277 m, 44084 m/sec, 22561657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 122/1190 37/2000 FireWire-PT-08-LTLFireability-01 5558788 m, 44902 m/sec, 23418847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 127/1190 38/2000 FireWire-PT-08-LTLFireability-01 5772619 m, 42766 m/sec, 24499270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 132/1190 39/2000 FireWire-PT-08-LTLFireability-01 5982070 m, 41890 m/sec, 25396936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 137/1190 41/2000 FireWire-PT-08-LTLFireability-01 6204697 m, 44525 m/sec, 26230465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 142/1190 42/2000 FireWire-PT-08-LTLFireability-01 6412244 m, 41509 m/sec, 27188543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 147/1190 43/2000 FireWire-PT-08-LTLFireability-01 6608896 m, 39330 m/sec, 28180024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 152/1190 45/2000 FireWire-PT-08-LTLFireability-01 6814351 m, 41091 m/sec, 29069868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 157/1190 46/2000 FireWire-PT-08-LTLFireability-01 7044258 m, 45981 m/sec, 30098146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 162/1190 48/2000 FireWire-PT-08-LTLFireability-01 7279534 m, 47055 m/sec, 31066628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 167/1190 49/2000 FireWire-PT-08-LTLFireability-01 7496031 m, 43299 m/sec, 32112257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 172/1190 51/2000 FireWire-PT-08-LTLFireability-01 7705505 m, 41894 m/sec, 33093497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 177/1190 52/2000 FireWire-PT-08-LTLFireability-01 7898488 m, 38596 m/sec, 34045635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 182/1190 53/2000 FireWire-PT-08-LTLFireability-01 8119563 m, 44215 m/sec, 35161343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-08-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-14: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-08-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 187/1190 55/2000 FireWire-PT-08-LTLFireability-01 8364013 m, 48890 m/sec, 36079040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FireWire-PT-08-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8517873
[[35mlola[0m][I] fired transitions : 36762610
[[35mlola[0m][I] time used : 191
[[35mlola[0m][I] memory pages used : 56
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 FireWire-PT-08-LTLFireability-10
[[35mlola[0m][I] time limit : 1690 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for FireWire-PT-08-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 FireWire-PT-08-LTLFireability-05
[[35mlola[0m][I] time limit : 3381 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for FireWire-PT-08-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-08"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-08, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899600228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-08.tgz
mv FireWire-PT-08 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;