MCC'2024- Execution of r551-tall-171734899600220

About the Execution of LoLA for FireWire-PT-07

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
2294.348	130469.00	132202.00	515.60	TFFFFFFTFFFFFTFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899600220.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FireWire-PT-07, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899600220
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 8.3K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 98K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 8.9K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 97K Jun 2 16:33 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FireWire-PT-07-LTLFireability-00
FORMULA_NAME FireWire-PT-07-LTLFireability-01
FORMULA_NAME FireWire-PT-07-LTLFireability-02
FORMULA_NAME FireWire-PT-07-LTLFireability-03
FORMULA_NAME FireWire-PT-07-LTLFireability-04
FORMULA_NAME FireWire-PT-07-LTLFireability-05
FORMULA_NAME FireWire-PT-07-LTLFireability-06
FORMULA_NAME FireWire-PT-07-LTLFireability-07
FORMULA_NAME FireWire-PT-07-LTLFireability-08
FORMULA_NAME FireWire-PT-07-LTLFireability-09
FORMULA_NAME FireWire-PT-07-LTLFireability-10
FORMULA_NAME FireWire-PT-07-LTLFireability-11
FORMULA_NAME FireWire-PT-07-LTLFireability-12
FORMULA_NAME FireWire-PT-07-LTLFireability-13
FORMULA_NAME FireWire-PT-07-LTLFireability-14
FORMULA_NAME FireWire-PT-07-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717415630206

starting LoLA
BK_EXAMINATION: LTLFireability
BK_TIME_CONFINEMENT: 3600
BK_MEMORY_CONFINEMENT: 16384
BK_BIN_PATH: /home/mcc/BenchKit/bin/
current directory: /home/mcc/execution
FORMULA FireWire-PT-07-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FireWire-PT-07-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mFireWire-PT-07-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 130 secs. Pages in use: 100

BK_STOP 1717415760675

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 FireWire-PT-07-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for FireWire-PT-07-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-06-03 11:53:50] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 FireWire-PT-07-LTLFireability-03
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 50 FireWire-PT-07-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 50 FireWire-PT-07-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 37 FireWire-PT-07-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for FireWire-PT-07-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for FireWire-PT-07-LTLFireability-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 37 FireWire-PT-07-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for FireWire-PT-07-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for FireWire-PT-07-LTLFireability-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for FireWire-PT-07-LTLFireability-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 257
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for FireWire-PT-07-LTLFireability-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/257 2/2000 FireWire-PT-07-LTLFireability-03 200955 m, 40191 m/sec, 651251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for FireWire-PT-07-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 254316
[[35mlola[0m][I] fired transitions : 832189
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 FireWire-PT-07-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for FireWire-PT-07-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FireWire-PT-07-LTLFireability-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for FireWire-PT-07-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 FireWire-PT-07-LTLFireability-10
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for FireWire-PT-07-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FireWire-PT-07-LTLFireability-09
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for FireWire-PT-07-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FireWire-PT-07-LTLFireability-07
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for FireWire-PT-07-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 FireWire-PT-07-LTLFireability-05
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 4/449 6/2000 FireWire-PT-07-LTLFireability-05 874061 m, 174812 m/sec, 3887240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 9/449 12/2000 FireWire-PT-07-LTLFireability-05 1745981 m, 174384 m/sec, 8727423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 14/449 18/2000 FireWire-PT-07-LTLFireability-05 2636462 m, 178096 m/sec, 13246650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 19/449 23/2000 FireWire-PT-07-LTLFireability-05 3416523 m, 156012 m/sec, 17742197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 24/449 28/2000 FireWire-PT-07-LTLFireability-05 4171487 m, 150992 m/sec, 22212117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 29/449 34/2000 FireWire-PT-07-LTLFireability-05 5127625 m, 191227 m/sec, 26974595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 34/449 39/2000 FireWire-PT-07-LTLFireability-05 5930414 m, 160557 m/sec, 31746372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 39/449 44/2000 FireWire-PT-07-LTLFireability-05 6609992 m, 135915 m/sec, 36144717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 44/449 49/2000 FireWire-PT-07-LTLFireability-05 7365656 m, 151132 m/sec, 40920322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 49/449 53/2000 FireWire-PT-07-LTLFireability-05 8030891 m, 133047 m/sec, 46224420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 54/449 56/2000 FireWire-PT-07-LTLFireability-05 8524709 m, 98763 m/sec, 51281009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 59/449 59/2000 FireWire-PT-07-LTLFireability-05 8944115 m, 83881 m/sec, 56485708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 64/449 62/2000 FireWire-PT-07-LTLFireability-05 9367349 m, 84646 m/sec, 61321404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 69/449 65/2000 FireWire-PT-07-LTLFireability-05 9959544 m, 118439 m/sec, 66668378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 74/449 68/2000 FireWire-PT-07-LTLFireability-05 10391329 m, 86357 m/sec, 71752515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 79/449 71/2000 FireWire-PT-07-LTLFireability-05 10895698 m, 100873 m/sec, 77375376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 84/449 74/2000 FireWire-PT-07-LTLFireability-05 11280225 m, 76905 m/sec, 82494227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 89/449 78/2000 FireWire-PT-07-LTLFireability-05 11851813 m, 114317 m/sec, 88018380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 94/449 81/2000 FireWire-PT-07-LTLFireability-05 12383008 m, 106239 m/sec, 93351495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 99/449 84/2000 FireWire-PT-07-LTLFireability-05 12890764 m, 101551 m/sec, 98851420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 104/449 87/2000 FireWire-PT-07-LTLFireability-05 13326989 m, 87245 m/sec, 104286436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 109/449 90/2000 FireWire-PT-07-LTLFireability-05 13689342 m, 72470 m/sec, 109437239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 114/449 93/2000 FireWire-PT-07-LTLFireability-05 14169369 m, 96005 m/sec, 114961820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 119/449 95/2000 FireWire-PT-07-LTLFireability-05 14600077 m, 86141 m/sec, 120575520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFireWire-PT-07-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFireWire-PT-07-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-11: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] FireWire-PT-07-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 124/449 100/2000 FireWire-PT-07-LTLFireability-05 15227795 m, 125543 m/sec, 125967638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for FireWire-PT-07-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15252874
[[35mlola[0m][I] fired transitions : 126186862
[[35mlola[0m][I] time used : 124
[[35mlola[0m][I] memory pages used : 100
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 FireWire-PT-07-LTLFireability-04
[[35mlola[0m][I] time limit : 495 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for FireWire-PT-07-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 FireWire-PT-07-LTLFireability-02
[[35mlola[0m][I] time limit : 578 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for FireWire-PT-07-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FireWire-PT-07-LTLFireability-00
[[35mlola[0m][I] time limit : 694 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FireWire-PT-07-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FireWire-PT-07-LTLFireability-12
[[35mlola[0m][I] time limit : 867 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FireWire-PT-07-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 FireWire-PT-07-LTLFireability-11
[[35mlola[0m][I] time limit : 1156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for FireWire-PT-07-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FireWire-PT-07-LTLFireability-06
[[35mlola[0m][I] time limit : 1735 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for FireWire-PT-07-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 FireWire-PT-07-LTLFireability-08
[[35mlola[0m][I] time limit : 3470 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for FireWire-PT-07-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FireWire-PT-07"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FireWire-PT-07, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899600220"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FireWire-PT-07.tgz
mv FireWire-PT-07 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;