About the Execution of LoLA for CO4-PT-20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9680.008 | 3600000.00 | 2344588.00 | 8729.10 | ??T???????T????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899500153.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-20, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899500153
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 712K
-rw-r--r-- 1 mcc users 7.2K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 9.3K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 32K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 336K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-00
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-01
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-02
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-03
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-04
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-05
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-06
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-07
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-08
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-09
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-10
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-11
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-12
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-13
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-14
FORMULA_NAME CO4-PT-20-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717410581303
FORMULA CO4-PT-20-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-20-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 251 transitions removed,187 places removed
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 CO4-PT-20-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for CO4-PT-20-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 CO4-PT-20-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for CO4-PT-20-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-20-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 105 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 12 CO4-PT-20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 49 CO4-PT-20-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 71 CO4-PT-20-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for CO4-PT-20-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 98 (type EQUN) for 12 CO4-PT-20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for CO4-PT-20-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for CO4-PT-20-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 98 (type EQUN) for CO4-PT-20-CTLCardinality-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/153 3/2000 CO4-PT-20-CTLCardinality-2024-00 602919 m, 120583 m/sec, 4077340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/153 6/2000 CO4-PT-20-CTLCardinality-2024-00 1184532 m, 116322 m/sec, 8704492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 14/153 9/2000 CO4-PT-20-CTLCardinality-2024-00 1840846 m, 131262 m/sec, 13446427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 19/153 12/2000 CO4-PT-20-CTLCardinality-2024-00 2466107 m, 125052 m/sec, 18060346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 24/153 14/2000 CO4-PT-20-CTLCardinality-2024-00 3015049 m, 109788 m/sec, 22526868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 29/153 17/2000 CO4-PT-20-CTLCardinality-2024-00 3661593 m, 129308 m/sec, 27191656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 34/153 19/2000 CO4-PT-20-CTLCardinality-2024-00 4233722 m, 114425 m/sec, 31733707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 39/153 22/2000 CO4-PT-20-CTLCardinality-2024-00 4785006 m, 110256 m/sec, 36227589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 44/153 24/2000 CO4-PT-20-CTLCardinality-2024-00 5250760 m, 93150 m/sec, 40505894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 49/153 26/2000 CO4-PT-20-CTLCardinality-2024-00 5694612 m, 88770 m/sec, 44719656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 54/153 29/2000 CO4-PT-20-CTLCardinality-2024-00 6355578 m, 132193 m/sec, 49274368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 59/153 31/2000 CO4-PT-20-CTLCardinality-2024-00 6947912 m, 118466 m/sec, 53763042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 64/153 34/2000 CO4-PT-20-CTLCardinality-2024-00 7503272 m, 111072 m/sec, 58135698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 69/153 36/2000 CO4-PT-20-CTLCardinality-2024-00 8046409 m, 108627 m/sec, 62480572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 74/153 39/2000 CO4-PT-20-CTLCardinality-2024-00 8584401 m, 107598 m/sec, 66888256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 79/153 42/2000 CO4-PT-20-CTLCardinality-2024-00 9271780 m, 137475 m/sec, 71481421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 84/153 44/2000 CO4-PT-20-CTLCardinality-2024-00 9794987 m, 104641 m/sec, 75707731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 89/153 47/2000 CO4-PT-20-CTLCardinality-2024-00 10322765 m, 105555 m/sec, 80035035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 94/153 49/2000 CO4-PT-20-CTLCardinality-2024-00 10950644 m, 125575 m/sec, 84516250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 99/153 52/2000 CO4-PT-20-CTLCardinality-2024-00 11488340 m, 107539 m/sec, 88679147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 104/153 54/2000 CO4-PT-20-CTLCardinality-2024-00 12071497 m, 116631 m/sec, 93037214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 109/153 57/2000 CO4-PT-20-CTLCardinality-2024-00 12598598 m, 105420 m/sec, 97189934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 114/153 59/2000 CO4-PT-20-CTLCardinality-2024-00 13068766 m, 94033 m/sec, 101348427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 119/153 62/2000 CO4-PT-20-CTLCardinality-2024-00 13694667 m, 125180 m/sec, 105751680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 124/153 64/2000 CO4-PT-20-CTLCardinality-2024-00 14207402 m, 102547 m/sec, 109899336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 129/153 66/2000 CO4-PT-20-CTLCardinality-2024-00 14670826 m, 92684 m/sec, 114186600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 134/153 67/2000 CO4-PT-20-CTLCardinality-2024-00 14993751 m, 64585 m/sec, 118235488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 139/153 69/2000 CO4-PT-20-CTLCardinality-2024-00 15278390 m, 56927 m/sec, 122093998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 144/153 70/2000 CO4-PT-20-CTLCardinality-2024-00 15556327 m, 55587 m/sec, 125962705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 149/153 71/2000 CO4-PT-20-CTLCardinality-2024-00 15792803 m, 47295 m/sec, 129388002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for CO4-PT-20-CTLCardinality-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-04: DISJ 0 4 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 95 (type EXCL) for 12 CO4-PT-20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 153 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-20-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 3221 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 95 (type EXCL) for CO4-PT-20-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/178 4/5 CO4-PT-20-CTLCardinality-2024-00 709834 m, -3016593 m/sec, 4901821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for CO4-PT-20-CTLCardinality-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 5 0 0 6 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 89 (type EXCL) for 49 CO4-PT-20-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 89 (type EXCL) for CO4-PT-20-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 CO4-PT-20-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 229 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for CO4-PT-20-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 261161
[[35mlola[0m][I] fired transitions : 812092
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 74 CO4-PT-20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 246 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for CO4-PT-20-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 68 CO4-PT-20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 2 0 0 7 0 0 2
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 CTL EXCL 2/267 1/2000 CO4-PT-20-CTLCardinality-2024-12 191027 m, 38205 m/sec, 966572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-11: DISJ 0 2 0 0 7 0 0 2
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 CTL EXCL 7/267 3/2000 CO4-PT-20-CTLCardinality-2024-12 511388 m, 64072 m/sec, 2360338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for CO4-PT-20-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 685275
[[35mlola[0m][I] fired transitions : 3147406
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 49 CO4-PT-20-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 290 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for CO4-PT-20-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 CO4-PT-20-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for CO4-PT-20-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6907
[[35mlola[0m][I] fired transitions : 22239
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 CO4-PT-20-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 2/399 1/2000 CO4-PT-20-CTLCardinality-2024-08 192143 m, 38428 m/sec, 780210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 7/399 3/2000 CO4-PT-20-CTLCardinality-2024-08 589882 m, 79547 m/sec, 2141820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 12/399 5/2000 CO4-PT-20-CTLCardinality-2024-08 963487 m, 74721 m/sec, 3420737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 17/399 6/2000 CO4-PT-20-CTLCardinality-2024-08 1342173 m, 75737 m/sec, 4713096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 22/399 8/2000 CO4-PT-20-CTLCardinality-2024-08 1747905 m, 81146 m/sec, 5988558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 27/399 10/2000 CO4-PT-20-CTLCardinality-2024-08 2062283 m, 62875 m/sec, 7283471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 32/399 11/2000 CO4-PT-20-CTLCardinality-2024-08 2354252 m, 58393 m/sec, 8673478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 37/399 12/2000 CO4-PT-20-CTLCardinality-2024-08 2629602 m, 55070 m/sec, 9981637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 42/399 13/2000 CO4-PT-20-CTLCardinality-2024-08 2865168 m, 47113 m/sec, 11092620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 47/399 14/2000 CO4-PT-20-CTLCardinality-2024-08 3060659 m, 39098 m/sec, 12153372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 52/399 15/2000 CO4-PT-20-CTLCardinality-2024-08 3270256 m, 41919 m/sec, 13433794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 57/399 16/2000 CO4-PT-20-CTLCardinality-2024-08 3587348 m, 63418 m/sec, 14893183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 62/399 18/2000 CO4-PT-20-CTLCardinality-2024-08 3902952 m, 63120 m/sec, 16158345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 67/399 19/2000 CO4-PT-20-CTLCardinality-2024-08 4215608 m, 62531 m/sec, 17392036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 72/399 20/2000 CO4-PT-20-CTLCardinality-2024-08 4517699 m, 60418 m/sec, 18673264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 77/399 22/2000 CO4-PT-20-CTLCardinality-2024-08 4830213 m, 62502 m/sec, 19920172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 82/399 23/2000 CO4-PT-20-CTLCardinality-2024-08 5144994 m, 62956 m/sec, 21174277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 87/399 24/2000 CO4-PT-20-CTLCardinality-2024-08 5443857 m, 59772 m/sec, 22435914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 92/399 26/2000 CO4-PT-20-CTLCardinality-2024-08 5826226 m, 76473 m/sec, 23727154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 97/399 28/2000 CO4-PT-20-CTLCardinality-2024-08 6208847 m, 76524 m/sec, 25087099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 102/399 29/2000 CO4-PT-20-CTLCardinality-2024-08 6555431 m, 69316 m/sec, 26398557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 107/399 31/2000 CO4-PT-20-CTLCardinality-2024-08 6980220 m, 84957 m/sec, 27663956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 112/399 33/2000 CO4-PT-20-CTLCardinality-2024-08 7305541 m, 65064 m/sec, 28940243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 117/399 34/2000 CO4-PT-20-CTLCardinality-2024-08 7596898 m, 58271 m/sec, 30335225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 122/399 35/2000 CO4-PT-20-CTLCardinality-2024-08 7870140 m, 54648 m/sec, 31638778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 127/399 36/2000 CO4-PT-20-CTLCardinality-2024-08 8104759 m, 46923 m/sec, 32786264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 132/399 37/2000 CO4-PT-20-CTLCardinality-2024-08 8306799 m, 40408 m/sec, 33961811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 137/399 38/2000 CO4-PT-20-CTLCardinality-2024-08 8518082 m, 42256 m/sec, 35185564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 142/399 39/2000 CO4-PT-20-CTLCardinality-2024-08 8846643 m, 65712 m/sec, 36685937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 147/399 41/2000 CO4-PT-20-CTLCardinality-2024-08 9177815 m, 66234 m/sec, 37975642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 152/399 42/2000 CO4-PT-20-CTLCardinality-2024-08 9534573 m, 71351 m/sec, 39270285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 157/399 44/2000 CO4-PT-20-CTLCardinality-2024-08 9845158 m, 62117 m/sec, 40540196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 162/399 45/2000 CO4-PT-20-CTLCardinality-2024-08 10171685 m, 65305 m/sec, 41805118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 167/399 46/2000 CO4-PT-20-CTLCardinality-2024-08 10498150 m, 65293 m/sec, 43075848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 172/399 48/2000 CO4-PT-20-CTLCardinality-2024-08 10856368 m, 71643 m/sec, 44352910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 177/399 50/2000 CO4-PT-20-CTLCardinality-2024-08 11232460 m, 75218 m/sec, 45642792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 182/399 51/2000 CO4-PT-20-CTLCardinality-2024-08 11588476 m, 71203 m/sec, 46935624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 187/399 53/2000 CO4-PT-20-CTLCardinality-2024-08 12019039 m, 86112 m/sec, 48234420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 192/399 55/2000 CO4-PT-20-CTLCardinality-2024-08 12444427 m, 85077 m/sec, 49538519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 197/399 57/2000 CO4-PT-20-CTLCardinality-2024-08 12802699 m, 71654 m/sec, 50827454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 202/399 58/2000 CO4-PT-20-CTLCardinality-2024-08 13205805 m, 80621 m/sec, 52137489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 207/399 60/2000 CO4-PT-20-CTLCardinality-2024-08 13632585 m, 85356 m/sec, 53444709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 212/399 62/2000 CO4-PT-20-CTLCardinality-2024-08 14044803 m, 82443 m/sec, 54754891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 217/399 64/2000 CO4-PT-20-CTLCardinality-2024-08 14418571 m, 74753 m/sec, 56080520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 222/399 66/2000 CO4-PT-20-CTLCardinality-2024-08 14824901 m, 81266 m/sec, 57412726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 227/399 67/2000 CO4-PT-20-CTLCardinality-2024-08 15124314 m, 59882 m/sec, 58731063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 232/399 68/2000 CO4-PT-20-CTLCardinality-2024-08 15432210 m, 61579 m/sec, 60015112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 237/399 70/2000 CO4-PT-20-CTLCardinality-2024-08 15806358 m, 74829 m/sec, 61339464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 242/399 72/2000 CO4-PT-20-CTLCardinality-2024-08 16296499 m, 98028 m/sec, 62643182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 247/399 74/2000 CO4-PT-20-CTLCardinality-2024-08 16662046 m, 73109 m/sec, 63965991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 252/399 75/2000 CO4-PT-20-CTLCardinality-2024-08 16951664 m, 57923 m/sec, 65275019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 257/399 76/2000 CO4-PT-20-CTLCardinality-2024-08 17252909 m, 60249 m/sec, 66587085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 262/399 78/2000 CO4-PT-20-CTLCardinality-2024-08 17601613 m, 69740 m/sec, 67857419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 267/399 80/2000 CO4-PT-20-CTLCardinality-2024-08 18054580 m, 90593 m/sec, 69123711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 272/399 82/2000 CO4-PT-20-CTLCardinality-2024-08 18444650 m, 78014 m/sec, 70305692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 277/399 83/2000 CO4-PT-20-CTLCardinality-2024-08 18680929 m, 47255 m/sec, 71481417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 282/399 84/2000 CO4-PT-20-CTLCardinality-2024-08 18918941 m, 47602 m/sec, 72653338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 287/399 85/2000 CO4-PT-20-CTLCardinality-2024-08 19149499 m, 46111 m/sec, 73796431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 292/399 86/2000 CO4-PT-20-CTLCardinality-2024-08 19389534 m, 48007 m/sec, 74991109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 297/399 87/2000 CO4-PT-20-CTLCardinality-2024-08 19672515 m, 56596 m/sec, 75973467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 302/399 88/2000 CO4-PT-20-CTLCardinality-2024-08 19983178 m, 62132 m/sec, 77084441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 307/399 90/2000 CO4-PT-20-CTLCardinality-2024-08 20309553 m, 65275 m/sec, 78178170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 312/399 91/2000 CO4-PT-20-CTLCardinality-2024-08 20645110 m, 67111 m/sec, 79296228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 317/399 92/2000 CO4-PT-20-CTLCardinality-2024-08 20981310 m, 67240 m/sec, 80433388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 322/399 94/2000 CO4-PT-20-CTLCardinality-2024-08 21330158 m, 69769 m/sec, 81606945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 327/399 95/2000 CO4-PT-20-CTLCardinality-2024-08 21580674 m, 50103 m/sec, 82763053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 332/399 96/2000 CO4-PT-20-CTLCardinality-2024-08 21808323 m, 45529 m/sec, 83990810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 337/399 97/2000 CO4-PT-20-CTLCardinality-2024-08 22013332 m, 41001 m/sec, 85111848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 342/399 98/2000 CO4-PT-20-CTLCardinality-2024-08 22234619 m, 44257 m/sec, 86339093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 347/399 99/2000 CO4-PT-20-CTLCardinality-2024-08 22536355 m, 60347 m/sec, 87687306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 352/399 100/2000 CO4-PT-20-CTLCardinality-2024-08 22846504 m, 62029 m/sec, 88996330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 357/399 102/2000 CO4-PT-20-CTLCardinality-2024-08 23151903 m, 61079 m/sec, 90286757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 362/399 103/2000 CO4-PT-20-CTLCardinality-2024-08 23451664 m, 59952 m/sec, 91631001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 367/399 104/2000 CO4-PT-20-CTLCardinality-2024-08 23760787 m, 61824 m/sec, 92910610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 372/399 106/2000 CO4-PT-20-CTLCardinality-2024-08 24073068 m, 62456 m/sec, 94244838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 377/399 107/2000 CO4-PT-20-CTLCardinality-2024-08 24363549 m, 58096 m/sec, 95647418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 382/399 108/2000 CO4-PT-20-CTLCardinality-2024-08 24592964 m, 45883 m/sec, 96881486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 387/399 109/2000 CO4-PT-20-CTLCardinality-2024-08 24870618 m, 55530 m/sec, 98248095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 392/399 110/2000 CO4-PT-20-CTLCardinality-2024-08 25109296 m, 47735 m/sec, 99512097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 397/399 111/2000 CO4-PT-20-CTLCardinality-2024-08 25356483 m, 49437 m/sec, 100788207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for CO4-PT-20-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 CO4-PT-20-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 CO4-PT-20-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 2796 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for CO4-PT-20-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 53
[[35mlola[0m][I] fired transitions : 157
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/399 2/5 CO4-PT-20-CTLCardinality-2024-08 438186 m, -4983659 m/sec, 1520696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/399 4/5 CO4-PT-20-CTLCardinality-2024-08 827477 m, 77858 m/sec, 2815904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for CO4-PT-20-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 CO4-PT-20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 463 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CO4-PT-20-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-20-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 695 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/695 2/2000 CO4-PT-20-CTLCardinality-2024-03 438652 m, 87730 m/sec, 1523107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/695 4/2000 CO4-PT-20-CTLCardinality-2024-03 824585 m, 77186 m/sec, 2805253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/695 6/2000 CO4-PT-20-CTLCardinality-2024-03 1123925 m, 59868 m/sec, 4033721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/695 7/2000 CO4-PT-20-CTLCardinality-2024-03 1535108 m, 82236 m/sec, 5284849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/695 9/2000 CO4-PT-20-CTLCardinality-2024-03 1890844 m, 71147 m/sec, 6555594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/695 10/2000 CO4-PT-20-CTLCardinality-2024-03 2183230 m, 58477 m/sec, 7844339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/695 11/2000 CO4-PT-20-CTLCardinality-2024-03 2470301 m, 57414 m/sec, 9249939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/695 13/2000 CO4-PT-20-CTLCardinality-2024-03 2724510 m, 50841 m/sec, 10406306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/695 13/2000 CO4-PT-20-CTLCardinality-2024-03 2935633 m, 42224 m/sec, 11440811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/695 14/2000 CO4-PT-20-CTLCardinality-2024-03 3127171 m, 38307 m/sec, 12569044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/695 15/2000 CO4-PT-20-CTLCardinality-2024-03 3357646 m, 46095 m/sec, 13904281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/695 17/2000 CO4-PT-20-CTLCardinality-2024-03 3694717 m, 67414 m/sec, 15279775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/695 18/2000 CO4-PT-20-CTLCardinality-2024-03 4016403 m, 64337 m/sec, 16533989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/695 19/2000 CO4-PT-20-CTLCardinality-2024-03 4283269 m, 53373 m/sec, 17723431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/695 21/2000 CO4-PT-20-CTLCardinality-2024-03 4598377 m, 63021 m/sec, 18954382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/695 22/2000 CO4-PT-20-CTLCardinality-2024-03 4891749 m, 58674 m/sec, 20172530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/695 23/2000 CO4-PT-20-CTLCardinality-2024-03 5210038 m, 63657 m/sec, 21400084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/695 25/2000 CO4-PT-20-CTLCardinality-2024-03 5490984 m, 56189 m/sec, 22618190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/695 26/2000 CO4-PT-20-CTLCardinality-2024-03 5872117 m, 76226 m/sec, 23881337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/695 28/2000 CO4-PT-20-CTLCardinality-2024-03 6244240 m, 74424 m/sec, 25172258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/695 29/2000 CO4-PT-20-CTLCardinality-2024-03 6566292 m, 64410 m/sec, 26442973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/695 31/2000 CO4-PT-20-CTLCardinality-2024-03 6987145 m, 84170 m/sec, 27686319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/695 33/2000 CO4-PT-20-CTLCardinality-2024-03 7297626 m, 62096 m/sec, 28903276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/695 34/2000 CO4-PT-20-CTLCardinality-2024-03 7571796 m, 54834 m/sec, 30199783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/695 35/2000 CO4-PT-20-CTLCardinality-2024-03 7825746 m, 50790 m/sec, 31455862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/695 36/2000 CO4-PT-20-CTLCardinality-2024-03 8052784 m, 45407 m/sec, 32536252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/695 37/2000 CO4-PT-20-CTLCardinality-2024-03 8238844 m, 37212 m/sec, 33530499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/695 37/2000 CO4-PT-20-CTLCardinality-2024-03 8428756 m, 37982 m/sec, 34686398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/695 38/2000 CO4-PT-20-CTLCardinality-2024-03 8678234 m, 49895 m/sec, 36055058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/695 40/2000 CO4-PT-20-CTLCardinality-2024-03 9006892 m, 65731 m/sec, 37302082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/695 41/2000 CO4-PT-20-CTLCardinality-2024-03 9343304 m, 67282 m/sec, 38577246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/695 43/2000 CO4-PT-20-CTLCardinality-2024-03 9658811 m, 63101 m/sec, 39799940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/695 44/2000 CO4-PT-20-CTLCardinality-2024-03 9986131 m, 65464 m/sec, 41049575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/695 45/2000 CO4-PT-20-CTLCardinality-2024-03 10286146 m, 60003 m/sec, 42276227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/695 47/2000 CO4-PT-20-CTLCardinality-2024-03 10625827 m, 67936 m/sec, 43525115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/695 48/2000 CO4-PT-20-CTLCardinality-2024-03 10968478 m, 68530 m/sec, 44778969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/695 50/2000 CO4-PT-20-CTLCardinality-2024-03 11362764 m, 78857 m/sec, 46070441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/695 52/2000 CO4-PT-20-CTLCardinality-2024-03 11731644 m, 73776 m/sec, 47325358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/695 54/2000 CO4-PT-20-CTLCardinality-2024-03 12115824 m, 76836 m/sec, 48636574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/695 55/2000 CO4-PT-20-CTLCardinality-2024-03 12553198 m, 87474 m/sec, 49923537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/695 57/2000 CO4-PT-20-CTLCardinality-2024-03 12949762 m, 79312 m/sec, 51188862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/695 59/2000 CO4-PT-20-CTLCardinality-2024-03 13317777 m, 73603 m/sec, 52511249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/695 61/2000 CO4-PT-20-CTLCardinality-2024-03 13713035 m, 79051 m/sec, 53795932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/695 62/2000 CO4-PT-20-CTLCardinality-2024-03 14144723 m, 86337 m/sec, 55100451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/695 64/2000 CO4-PT-20-CTLCardinality-2024-03 14542435 m, 79542 m/sec, 56389511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 230/695 66/2000 CO4-PT-20-CTLCardinality-2024-03 14900760 m, 71665 m/sec, 57698634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 235/695 67/2000 CO4-PT-20-CTLCardinality-2024-03 15197921 m, 59432 m/sec, 58973558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 240/695 68/2000 CO4-PT-20-CTLCardinality-2024-03 15484933 m, 57402 m/sec, 60228676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 245/695 70/2000 CO4-PT-20-CTLCardinality-2024-03 15854094 m, 73832 m/sec, 61502663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 250/695 72/2000 CO4-PT-20-CTLCardinality-2024-03 16347352 m, 98651 m/sec, 62788170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 255/695 74/2000 CO4-PT-20-CTLCardinality-2024-03 16683383 m, 67206 m/sec, 64062999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 260/695 75/2000 CO4-PT-20-CTLCardinality-2024-03 16971983 m, 57720 m/sec, 65367558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 265/695 76/2000 CO4-PT-20-CTLCardinality-2024-03 17274197 m, 60442 m/sec, 66658237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 270/695 78/2000 CO4-PT-20-CTLCardinality-2024-03 17614215 m, 68003 m/sec, 67907622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 275/695 80/2000 CO4-PT-20-CTLCardinality-2024-03 18063119 m, 89780 m/sec, 69142890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 280/695 82/2000 CO4-PT-20-CTLCardinality-2024-03 18445669 m, 76510 m/sec, 70310349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 285/695 83/2000 CO4-PT-20-CTLCardinality-2024-03 18690096 m, 48885 m/sec, 71518392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 290/695 84/2000 CO4-PT-20-CTLCardinality-2024-03 18924941 m, 46969 m/sec, 72683746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 295/695 85/2000 CO4-PT-20-CTLCardinality-2024-03 19157201 m, 46452 m/sec, 73835971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 300/695 86/2000 CO4-PT-20-CTLCardinality-2024-03 19392146 m, 46989 m/sec, 75005428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 305/695 87/2000 CO4-PT-20-CTLCardinality-2024-03 19664403 m, 54451 m/sec, 75934699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 310/695 88/2000 CO4-PT-20-CTLCardinality-2024-03 19964686 m, 60056 m/sec, 77023409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 315/695 89/2000 CO4-PT-20-CTLCardinality-2024-03 20276365 m, 62335 m/sec, 78067653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 320/695 91/2000 CO4-PT-20-CTLCardinality-2024-03 20601995 m, 65126 m/sec, 79152185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 325/695 92/2000 CO4-PT-20-CTLCardinality-2024-03 20919045 m, 63410 m/sec, 80223672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 330/695 94/2000 CO4-PT-20-CTLCardinality-2024-03 21234850 m, 63161 m/sec, 81301085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 335/695 95/2000 CO4-PT-20-CTLCardinality-2024-03 21518511 m, 56732 m/sec, 82394374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 340/695 96/2000 CO4-PT-20-CTLCardinality-2024-03 21721666 m, 40631 m/sec, 83531045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 345/695 97/2000 CO4-PT-20-CTLCardinality-2024-03 21940308 m, 43728 m/sec, 84710087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 350/695 97/2000 CO4-PT-20-CTLCardinality-2024-03 22146605 m, 41259 m/sec, 85825979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 355/695 98/2000 CO4-PT-20-CTLCardinality-2024-03 22380438 m, 46766 m/sec, 86996418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 360/695 100/2000 CO4-PT-20-CTLCardinality-2024-03 22670613 m, 58035 m/sec, 88271404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 365/695 101/2000 CO4-PT-20-CTLCardinality-2024-03 22963659 m, 58609 m/sec, 89472621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 370/695 102/2000 CO4-PT-20-CTLCardinality-2024-03 23243995 m, 56067 m/sec, 90689681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 375/695 103/2000 CO4-PT-20-CTLCardinality-2024-03 23545360 m, 60273 m/sec, 92027496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 380/695 105/2000 CO4-PT-20-CTLCardinality-2024-03 23825285 m, 55985 m/sec, 93180031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 385/695 106/2000 CO4-PT-20-CTLCardinality-2024-03 24123567 m, 59656 m/sec, 94475555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 390/695 107/2000 CO4-PT-20-CTLCardinality-2024-03 24389325 m, 53151 m/sec, 95786323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 395/695 108/2000 CO4-PT-20-CTLCardinality-2024-03 24610840 m, 44303 m/sec, 96976725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 400/695 109/2000 CO4-PT-20-CTLCardinality-2024-03 24875113 m, 52854 m/sec, 98269406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 405/695 110/2000 CO4-PT-20-CTLCardinality-2024-03 25105211 m, 46019 m/sec, 99491046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 410/695 111/2000 CO4-PT-20-CTLCardinality-2024-03 25336437 m, 46245 m/sec, 100705750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 415/695 112/2000 CO4-PT-20-CTLCardinality-2024-03 25543641 m, 41440 m/sec, 101807237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 420/695 113/2000 CO4-PT-20-CTLCardinality-2024-03 25755693 m, 42410 m/sec, 102983998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 425/695 114/2000 CO4-PT-20-CTLCardinality-2024-03 25978394 m, 44540 m/sec, 104056400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 430/695 115/2000 CO4-PT-20-CTLCardinality-2024-03 26193627 m, 43046 m/sec, 105045831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 435/695 116/2000 CO4-PT-20-CTLCardinality-2024-03 26420953 m, 45465 m/sec, 106125183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 440/695 117/2000 CO4-PT-20-CTLCardinality-2024-03 26643603 m, 44530 m/sec, 107270934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 445/695 118/2000 CO4-PT-20-CTLCardinality-2024-03 26856963 m, 42672 m/sec, 108415339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 450/695 119/2000 CO4-PT-20-CTLCardinality-2024-03 27061195 m, 40846 m/sec, 109457922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 455/695 120/2000 CO4-PT-20-CTLCardinality-2024-03 27268626 m, 41486 m/sec, 110557017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 460/695 120/2000 CO4-PT-20-CTLCardinality-2024-03 27476289 m, 41532 m/sec, 111627737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 465/695 121/2000 CO4-PT-20-CTLCardinality-2024-03 27660887 m, 36919 m/sec, 112582713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 470/695 122/2000 CO4-PT-20-CTLCardinality-2024-03 27847942 m, 37411 m/sec, 113602170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 475/695 123/2000 CO4-PT-20-CTLCardinality-2024-03 28017230 m, 33857 m/sec, 114517417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 480/695 124/2000 CO4-PT-20-CTLCardinality-2024-03 28213170 m, 39188 m/sec, 115575211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 485/695 124/2000 CO4-PT-20-CTLCardinality-2024-03 28387284 m, 34822 m/sec, 116503512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 490/695 125/2000 CO4-PT-20-CTLCardinality-2024-03 28573050 m, 37153 m/sec, 117524448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 495/695 126/2000 CO4-PT-20-CTLCardinality-2024-03 28781412 m, 41672 m/sec, 118665393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 500/695 127/2000 CO4-PT-20-CTLCardinality-2024-03 28975761 m, 38869 m/sec, 119755655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 505/695 128/2000 CO4-PT-20-CTLCardinality-2024-03 29143310 m, 33509 m/sec, 120664591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 510/695 128/2000 CO4-PT-20-CTLCardinality-2024-03 29300149 m, 31367 m/sec, 121533523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 515/695 129/2000 CO4-PT-20-CTLCardinality-2024-03 29437943 m, 27558 m/sec, 122351647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 520/695 129/2000 CO4-PT-20-CTLCardinality-2024-03 29564477 m, 25306 m/sec, 123092464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 525/695 130/2000 CO4-PT-20-CTLCardinality-2024-03 29683348 m, 23774 m/sec, 123791529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 530/695 131/2000 CO4-PT-20-CTLCardinality-2024-03 29859044 m, 35139 m/sec, 124830432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 535/695 131/2000 CO4-PT-20-CTLCardinality-2024-03 30020365 m, 32264 m/sec, 125772626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 540/695 132/2000 CO4-PT-20-CTLCardinality-2024-03 30186421 m, 33211 m/sec, 126718633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 545/695 133/2000 CO4-PT-20-CTLCardinality-2024-03 30341391 m, 30994 m/sec, 127679924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 550/695 133/2000 CO4-PT-20-CTLCardinality-2024-03 30491705 m, 30062 m/sec, 128638534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 555/695 134/2000 CO4-PT-20-CTLCardinality-2024-03 30627292 m, 27117 m/sec, 129615100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 560/695 134/2000 CO4-PT-20-CTLCardinality-2024-03 30761924 m, 26926 m/sec, 130465302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 565/695 135/2000 CO4-PT-20-CTLCardinality-2024-03 30868102 m, 21235 m/sec, 131148398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 570/695 135/2000 CO4-PT-20-CTLCardinality-2024-03 30979853 m, 22350 m/sec, 131843463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 575/695 136/2000 CO4-PT-20-CTLCardinality-2024-03 31082495 m, 20528 m/sec, 132474754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 580/695 136/2000 CO4-PT-20-CTLCardinality-2024-03 31235501 m, 30601 m/sec, 133425490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 585/695 137/2000 CO4-PT-20-CTLCardinality-2024-03 31411776 m, 35255 m/sec, 134444795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 590/695 138/2000 CO4-PT-20-CTLCardinality-2024-03 31572492 m, 32143 m/sec, 135402729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 595/695 138/2000 CO4-PT-20-CTLCardinality-2024-03 31742163 m, 33934 m/sec, 136425585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 600/695 140/2000 CO4-PT-20-CTLCardinality-2024-03 32010851 m, 53737 m/sec, 137912109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 605/695 141/2000 CO4-PT-20-CTLCardinality-2024-03 32263132 m, 50456 m/sec, 139331998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 610/695 141/2000 CO4-PT-20-CTLCardinality-2024-03 32418766 m, 31126 m/sec, 140458918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 615/695 143/2000 CO4-PT-20-CTLCardinality-2024-03 32715123 m, 59271 m/sec, 141536884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 620/695 144/2000 CO4-PT-20-CTLCardinality-2024-03 32951763 m, 47328 m/sec, 142369779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 625/695 145/2000 CO4-PT-20-CTLCardinality-2024-03 33282714 m, 66190 m/sec, 143481043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 630/695 146/2000 CO4-PT-20-CTLCardinality-2024-03 33527163 m, 48889 m/sec, 144393054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 635/695 147/2000 CO4-PT-20-CTLCardinality-2024-03 33774836 m, 49534 m/sec, 145382703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 640/695 148/2000 CO4-PT-20-CTLCardinality-2024-03 34034912 m, 52015 m/sec, 146513121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 645/695 150/2000 CO4-PT-20-CTLCardinality-2024-03 34453701 m, 83757 m/sec, 147687188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 650/695 151/2000 CO4-PT-20-CTLCardinality-2024-03 34697393 m, 48738 m/sec, 148719794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 655/695 152/2000 CO4-PT-20-CTLCardinality-2024-03 34935670 m, 47655 m/sec, 149887609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 660/695 153/2000 CO4-PT-20-CTLCardinality-2024-03 35161138 m, 45093 m/sec, 151065825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 665/695 154/2000 CO4-PT-20-CTLCardinality-2024-03 35414872 m, 50746 m/sec, 152383210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 670/695 155/2000 CO4-PT-20-CTLCardinality-2024-03 35691650 m, 55355 m/sec, 153588377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 675/695 156/2000 CO4-PT-20-CTLCardinality-2024-03 35937428 m, 49155 m/sec, 154709134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 680/695 157/2000 CO4-PT-20-CTLCardinality-2024-03 36119775 m, 36469 m/sec, 155661803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 685/695 158/2000 CO4-PT-20-CTLCardinality-2024-03 36304270 m, 36899 m/sec, 156632604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 690/695 159/2000 CO4-PT-20-CTLCardinality-2024-03 36511853 m, 41516 m/sec, 157743427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 695/695 160/2000 CO4-PT-20-CTLCardinality-2024-03 36824012 m, 62431 m/sec, 158997866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for CO4-PT-20-CTLCardinality-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-20-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 693 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-20-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 2081 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CO4-PT-20-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/693 2/5 CO4-PT-20-CTLCardinality-2024-03 421633 m, -7280475 m/sec, 1467980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/693 4/5 CO4-PT-20-CTLCardinality-2024-03 780495 m, 71772 m/sec, 2670402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/693 5/5 CO4-PT-20-CTLCardinality-2024-03 1065467 m, 56994 m/sec, 3857673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for CO4-PT-20-CTLCardinality-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 71 CO4-PT-20-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 1030 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 83 (type EXCL) for CO4-PT-20-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CO4-PT-20-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 2061 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/2061 4/2000 CO4-PT-20-CTLCardinality-2024-06 712783 m, 142556 m/sec, 4080386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/2061 6/2000 CO4-PT-20-CTLCardinality-2024-06 1305337 m, 118510 m/sec, 8033428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/2061 10/2000 CO4-PT-20-CTLCardinality-2024-06 2016409 m, 142214 m/sec, 12170936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/2061 12/2000 CO4-PT-20-CTLCardinality-2024-06 2638481 m, 124414 m/sec, 16009945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/2061 15/2000 CO4-PT-20-CTLCardinality-2024-06 3166677 m, 105639 m/sec, 19610023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/2061 18/2000 CO4-PT-20-CTLCardinality-2024-06 3825316 m, 131727 m/sec, 23514912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/2061 20/2000 CO4-PT-20-CTLCardinality-2024-06 4376478 m, 110232 m/sec, 27243542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/2061 23/2000 CO4-PT-20-CTLCardinality-2024-06 4948587 m, 114421 m/sec, 31065271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/2061 25/2000 CO4-PT-20-CTLCardinality-2024-06 5404171 m, 91116 m/sec, 34476475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 50/2061 27/2000 CO4-PT-20-CTLCardinality-2024-06 5880164 m, 95198 m/sec, 38072931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 55/2061 29/2000 CO4-PT-20-CTLCardinality-2024-06 6317727 m, 87512 m/sec, 41510441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 60/2061 32/2000 CO4-PT-20-CTLCardinality-2024-06 6987279 m, 133910 m/sec, 45304020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 65/2061 34/2000 CO4-PT-20-CTLCardinality-2024-06 7532752 m, 109094 m/sec, 48839252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/2061 37/2000 CO4-PT-20-CTLCardinality-2024-06 8074025 m, 108254 m/sec, 52488010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/2061 39/2000 CO4-PT-20-CTLCardinality-2024-06 8620567 m, 109308 m/sec, 55967402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/2061 42/2000 CO4-PT-20-CTLCardinality-2024-06 9143473 m, 104581 m/sec, 59505016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/2061 44/2000 CO4-PT-20-CTLCardinality-2024-06 9699186 m, 111142 m/sec, 63054801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/2061 47/2000 CO4-PT-20-CTLCardinality-2024-06 10357404 m, 131643 m/sec, 66782268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/2061 49/2000 CO4-PT-20-CTLCardinality-2024-06 10846861 m, 97891 m/sec, 70243952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/2061 51/2000 CO4-PT-20-CTLCardinality-2024-06 11340160 m, 98659 m/sec, 73650125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 105/2061 54/2000 CO4-PT-20-CTLCardinality-2024-06 11963597 m, 124687 m/sec, 77284621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 110/2061 57/2000 CO4-PT-20-CTLCardinality-2024-06 12504452 m, 108171 m/sec, 80721832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 115/2061 59/2000 CO4-PT-20-CTLCardinality-2024-06 12974127 m, 93935 m/sec, 83927770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 120/2061 61/2000 CO4-PT-20-CTLCardinality-2024-06 13553524 m, 115879 m/sec, 87440539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 125/2061 64/2000 CO4-PT-20-CTLCardinality-2024-06 14021461 m, 93587 m/sec, 90757902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 130/2061 66/2000 CO4-PT-20-CTLCardinality-2024-06 14473032 m, 90314 m/sec, 93994934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 135/2061 68/2000 CO4-PT-20-CTLCardinality-2024-06 15060716 m, 117536 m/sec, 97464926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 140/2061 70/2000 CO4-PT-20-CTLCardinality-2024-06 15573109 m, 102478 m/sec, 100845202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 145/2061 72/2000 CO4-PT-20-CTLCardinality-2024-06 15984026 m, 82183 m/sec, 104240713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 150/2061 74/2000 CO4-PT-20-CTLCardinality-2024-06 16276589 m, 58512 m/sec, 107492475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 155/2061 75/2000 CO4-PT-20-CTLCardinality-2024-06 16522867 m, 49255 m/sec, 110460388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 160/2061 76/2000 CO4-PT-20-CTLCardinality-2024-06 16766606 m, 48747 m/sec, 113469013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 165/2061 77/2000 CO4-PT-20-CTLCardinality-2024-06 17008908 m, 48460 m/sec, 116506487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 170/2061 78/2000 CO4-PT-20-CTLCardinality-2024-06 17248709 m, 47960 m/sec, 119511437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 175/2061 80/2000 CO4-PT-20-CTLCardinality-2024-06 17724867 m, 95231 m/sec, 122864645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 180/2061 83/2000 CO4-PT-20-CTLCardinality-2024-06 18339294 m, 122885 m/sec, 126809908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 185/2061 86/2000 CO4-PT-20-CTLCardinality-2024-06 18931488 m, 118438 m/sec, 130806761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 190/2061 89/2000 CO4-PT-20-CTLCardinality-2024-06 19686718 m, 151046 m/sec, 134973639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 195/2061 91/2000 CO4-PT-20-CTLCardinality-2024-06 20243864 m, 111429 m/sec, 138718750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 200/2061 94/2000 CO4-PT-20-CTLCardinality-2024-06 20823970 m, 116021 m/sec, 142561271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 205/2061 97/2000 CO4-PT-20-CTLCardinality-2024-06 21494119 m, 134029 m/sec, 146598832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 210/2061 100/2000 CO4-PT-20-CTLCardinality-2024-06 22077674 m, 116711 m/sec, 150594187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 215/2061 102/2000 CO4-PT-20-CTLCardinality-2024-06 22659680 m, 116401 m/sec, 154615705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 220/2061 105/2000 CO4-PT-20-CTLCardinality-2024-06 23162988 m, 100661 m/sec, 158485600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 225/2061 107/2000 CO4-PT-20-CTLCardinality-2024-06 23655607 m, 98523 m/sec, 162377637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 230/2061 110/2000 CO4-PT-20-CTLCardinality-2024-06 24360680 m, 141014 m/sec, 166416463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 235/2061 112/2000 CO4-PT-20-CTLCardinality-2024-06 24920882 m, 112040 m/sec, 170036304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 240/2061 115/2000 CO4-PT-20-CTLCardinality-2024-06 25456378 m, 107099 m/sec, 173680433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 245/2061 117/2000 CO4-PT-20-CTLCardinality-2024-06 26022597 m, 113243 m/sec, 177255819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 250/2061 120/2000 CO4-PT-20-CTLCardinality-2024-06 26554594 m, 106399 m/sec, 180873997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 255/2061 122/2000 CO4-PT-20-CTLCardinality-2024-06 27136297 m, 116340 m/sec, 184529459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 260/2061 125/2000 CO4-PT-20-CTLCardinality-2024-06 27792337 m, 131208 m/sec, 188309214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 265/2061 128/2000 CO4-PT-20-CTLCardinality-2024-06 28267831 m, 95098 m/sec, 191768341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 270/2061 130/2000 CO4-PT-20-CTLCardinality-2024-06 28782320 m, 102897 m/sec, 195263299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 275/2061 133/2000 CO4-PT-20-CTLCardinality-2024-06 29433754 m, 130286 m/sec, 198998707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 280/2061 135/2000 CO4-PT-20-CTLCardinality-2024-06 29990126 m, 111274 m/sec, 202577697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 285/2061 138/2000 CO4-PT-20-CTLCardinality-2024-06 30555498 m, 113074 m/sec, 206138263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 290/2061 140/2000 CO4-PT-20-CTLCardinality-2024-06 31098300 m, 108560 m/sec, 209666618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 295/2061 142/2000 CO4-PT-20-CTLCardinality-2024-06 31520650 m, 84470 m/sec, 212934447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 300/2061 145/2000 CO4-PT-20-CTLCardinality-2024-06 32122592 m, 120388 m/sec, 216578073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 305/2061 147/2000 CO4-PT-20-CTLCardinality-2024-06 32659715 m, 107424 m/sec, 220039494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 310/2061 150/2000 CO4-PT-20-CTLCardinality-2024-06 33166667 m, 101390 m/sec, 223468988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 315/2061 151/2000 CO4-PT-20-CTLCardinality-2024-06 33527984 m, 72263 m/sec, 227208711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 320/2061 152/2000 CO4-PT-20-CTLCardinality-2024-06 33810683 m, 56539 m/sec, 230499296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 325/2061 154/2000 CO4-PT-20-CTLCardinality-2024-06 34068183 m, 51500 m/sec, 233666324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 330/2061 155/2000 CO4-PT-20-CTLCardinality-2024-06 34314757 m, 49314 m/sec, 236757345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 335/2061 156/2000 CO4-PT-20-CTLCardinality-2024-06 34526643 m, 42377 m/sec, 239474762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 340/2061 157/2000 CO4-PT-20-CTLCardinality-2024-06 34807222 m, 56115 m/sec, 242587854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 345/2061 159/2000 CO4-PT-20-CTLCardinality-2024-06 35312132 m, 100982 m/sec, 246256976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 350/2061 161/2000 CO4-PT-20-CTLCardinality-2024-06 35740230 m, 85619 m/sec, 249776591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 355/2061 163/2000 CO4-PT-20-CTLCardinality-2024-06 36108536 m, 73661 m/sec, 252971095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 360/2061 164/2000 CO4-PT-20-CTLCardinality-2024-06 36473715 m, 73035 m/sec, 256182405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 365/2061 167/2000 CO4-PT-20-CTLCardinality-2024-06 37041233 m, 113503 m/sec, 260137832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 370/2061 169/2000 CO4-PT-20-CTLCardinality-2024-06 37531857 m, 98124 m/sec, 263799824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 375/2061 171/2000 CO4-PT-20-CTLCardinality-2024-06 37947300 m, 83088 m/sec, 267108638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 380/2061 173/2000 CO4-PT-20-CTLCardinality-2024-06 38366206 m, 83781 m/sec, 270445703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 385/2061 175/2000 CO4-PT-20-CTLCardinality-2024-06 38814216 m, 89602 m/sec, 273772231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 390/2061 177/2000 CO4-PT-20-CTLCardinality-2024-06 39253593 m, 87875 m/sec, 277252669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 395/2061 179/2000 CO4-PT-20-CTLCardinality-2024-06 39638353 m, 76952 m/sec, 280443423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 400/2061 181/2000 CO4-PT-20-CTLCardinality-2024-06 40142224 m, 100774 m/sec, 284322431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 405/2061 184/2000 CO4-PT-20-CTLCardinality-2024-06 40682014 m, 107958 m/sec, 287981677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 410/2061 186/2000 CO4-PT-20-CTLCardinality-2024-06 41114795 m, 86556 m/sec, 291284282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1949 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 415/2061 187/2000 CO4-PT-20-CTLCardinality-2024-06 41511799 m, 79400 m/sec, 294423262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1954 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 420/2061 189/2000 CO4-PT-20-CTLCardinality-2024-06 41936803 m, 85000 m/sec, 297909013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1959 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 425/2061 192/2000 CO4-PT-20-CTLCardinality-2024-06 42444643 m, 101568 m/sec, 301756406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1964 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 430/2061 194/2000 CO4-PT-20-CTLCardinality-2024-06 42901817 m, 91434 m/sec, 305403624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1969 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 435/2061 195/2000 CO4-PT-20-CTLCardinality-2024-06 43129144 m, 45465 m/sec, 307660780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1974 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 440/2061 195/2000 CO4-PT-20-CTLCardinality-2024-06 43299154 m, 34002 m/sec, 309341414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1979 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 445/2061 196/2000 CO4-PT-20-CTLCardinality-2024-06 43434002 m, 26969 m/sec, 310767351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1984 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 450/2061 198/2000 CO4-PT-20-CTLCardinality-2024-06 43814572 m, 76114 m/sec, 313958363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1989 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 455/2061 199/2000 CO4-PT-20-CTLCardinality-2024-06 44206630 m, 78411 m/sec, 317183308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1994 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 460/2061 201/2000 CO4-PT-20-CTLCardinality-2024-06 44591936 m, 77061 m/sec, 320487193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1999 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 465/2061 203/2000 CO4-PT-20-CTLCardinality-2024-06 44945160 m, 70644 m/sec, 323534619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2004 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 470/2061 205/2000 CO4-PT-20-CTLCardinality-2024-06 45344787 m, 79925 m/sec, 326748009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2009 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 475/2061 206/2000 CO4-PT-20-CTLCardinality-2024-06 45712802 m, 73603 m/sec, 329965005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2014 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 480/2061 208/2000 CO4-PT-20-CTLCardinality-2024-06 46174293 m, 92298 m/sec, 333778540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2019 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 485/2061 210/2000 CO4-PT-20-CTLCardinality-2024-06 46610547 m, 87250 m/sec, 337390204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2024 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 490/2061 212/2000 CO4-PT-20-CTLCardinality-2024-06 46998389 m, 77568 m/sec, 340897406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2029 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 495/2061 213/2000 CO4-PT-20-CTLCardinality-2024-06 47201955 m, 40713 m/sec, 343115214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2034 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 500/2061 214/2000 CO4-PT-20-CTLCardinality-2024-06 47362925 m, 32194 m/sec, 344829064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2039 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 505/2061 214/2000 CO4-PT-20-CTLCardinality-2024-06 47482297 m, 23874 m/sec, 346189079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2044 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 510/2061 215/2000 CO4-PT-20-CTLCardinality-2024-06 47721917 m, 47924 m/sec, 348784446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2049 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 515/2061 217/2000 CO4-PT-20-CTLCardinality-2024-06 48068696 m, 69355 m/sec, 351823537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2054 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 520/2061 219/2000 CO4-PT-20-CTLCardinality-2024-06 48532180 m, 92696 m/sec, 355450920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2059 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 525/2061 221/2000 CO4-PT-20-CTLCardinality-2024-06 48984638 m, 90491 m/sec, 359092588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2064 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 530/2061 222/2000 CO4-PT-20-CTLCardinality-2024-06 49319470 m, 66966 m/sec, 362067880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2069 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 535/2061 224/2000 CO4-PT-20-CTLCardinality-2024-06 49722337 m, 80573 m/sec, 365415012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2074 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 540/2061 226/2000 CO4-PT-20-CTLCardinality-2024-06 50096189 m, 74770 m/sec, 368520184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2079 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 545/2061 227/2000 CO4-PT-20-CTLCardinality-2024-06 50421004 m, 64963 m/sec, 371428164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2084 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 550/2061 229/2000 CO4-PT-20-CTLCardinality-2024-06 50820948 m, 79988 m/sec, 374716587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2089 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 555/2061 231/2000 CO4-PT-20-CTLCardinality-2024-06 51193321 m, 74474 m/sec, 377925813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2094 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 560/2061 232/2000 CO4-PT-20-CTLCardinality-2024-06 51544622 m, 70260 m/sec, 381159449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2099 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 565/2061 235/2000 CO4-PT-20-CTLCardinality-2024-06 52014610 m, 93997 m/sec, 384964819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2104 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 570/2061 236/2000 CO4-PT-20-CTLCardinality-2024-06 52418460 m, 80770 m/sec, 388512722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2109 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 575/2061 238/2000 CO4-PT-20-CTLCardinality-2024-06 52755234 m, 67354 m/sec, 391720844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2114 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 580/2061 239/2000 CO4-PT-20-CTLCardinality-2024-06 52954647 m, 39882 m/sec, 393810917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2119 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 585/2061 239/2000 CO4-PT-20-CTLCardinality-2024-06 53084621 m, 25994 m/sec, 395226575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2124 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 590/2061 240/2000 CO4-PT-20-CTLCardinality-2024-06 53226893 m, 28454 m/sec, 396925466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2129 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 595/2061 241/2000 CO4-PT-20-CTLCardinality-2024-06 53494807 m, 53582 m/sec, 399693228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2134 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 600/2061 243/2000 CO4-PT-20-CTLCardinality-2024-06 53827888 m, 66616 m/sec, 402756427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2139 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 605/2061 244/2000 CO4-PT-20-CTLCardinality-2024-06 54156706 m, 65763 m/sec, 405733961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2144 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 610/2061 246/2000 CO4-PT-20-CTLCardinality-2024-06 54557416 m, 80142 m/sec, 408945558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2149 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 615/2061 248/2000 CO4-PT-20-CTLCardinality-2024-06 54981103 m, 84737 m/sec, 412351436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2154 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 620/2061 250/2000 CO4-PT-20-CTLCardinality-2024-06 55366312 m, 77041 m/sec, 415650599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2159 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 625/2061 251/2000 CO4-PT-20-CTLCardinality-2024-06 55716545 m, 70046 m/sec, 418877735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2164 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 630/2061 253/2000 CO4-PT-20-CTLCardinality-2024-06 56173751 m, 91441 m/sec, 422580424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2169 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 635/2061 255/2000 CO4-PT-20-CTLCardinality-2024-06 56581102 m, 81470 m/sec, 426122291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2174 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 640/2061 257/2000 CO4-PT-20-CTLCardinality-2024-06 56916940 m, 67167 m/sec, 429262850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2179 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 645/2061 257/2000 CO4-PT-20-CTLCardinality-2024-06 57115216 m, 39655 m/sec, 431319794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2184 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 650/2061 258/2000 CO4-PT-20-CTLCardinality-2024-06 57245677 m, 26092 m/sec, 432731608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2189 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 655/2061 259/2000 CO4-PT-20-CTLCardinality-2024-06 57387438 m, 28352 m/sec, 434401127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2194 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 660/2061 260/2000 CO4-PT-20-CTLCardinality-2024-06 57664920 m, 55496 m/sec, 437208904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2199 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 665/2061 261/2000 CO4-PT-20-CTLCardinality-2024-06 57967343 m, 60484 m/sec, 440078758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2204 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 670/2061 263/2000 CO4-PT-20-CTLCardinality-2024-06 58327501 m, 72031 m/sec, 443094553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2209 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 675/2061 265/2000 CO4-PT-20-CTLCardinality-2024-06 58727495 m, 79998 m/sec, 446482786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2214 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 680/2061 266/2000 CO4-PT-20-CTLCardinality-2024-06 59095543 m, 73609 m/sec, 449718383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2219 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 685/2061 268/2000 CO4-PT-20-CTLCardinality-2024-06 59476959 m, 76283 m/sec, 453124001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2224 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 690/2061 270/2000 CO4-PT-20-CTLCardinality-2024-06 59920412 m, 88690 m/sec, 456800667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2229 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 695/2061 272/2000 CO4-PT-20-CTLCardinality-2024-06 60319393 m, 79796 m/sec, 460302588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2234 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 700/2061 273/2000 CO4-PT-20-CTLCardinality-2024-06 60622495 m, 60620 m/sec, 463249529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2239 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 705/2061 274/2000 CO4-PT-20-CTLCardinality-2024-06 60801152 m, 35731 m/sec, 465156279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2244 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 710/2061 275/2000 CO4-PT-20-CTLCardinality-2024-06 60937313 m, 27232 m/sec, 466675981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2249 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 715/2061 275/2000 CO4-PT-20-CTLCardinality-2024-06 61057411 m, 24019 m/sec, 468128876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2254 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 720/2061 276/2000 CO4-PT-20-CTLCardinality-2024-06 61342162 m, 56950 m/sec, 471018138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2259 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 725/2061 278/2000 CO4-PT-20-CTLCardinality-2024-06 61702259 m, 72019 m/sec, 474239211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2264 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 730/2061 280/2000 CO4-PT-20-CTLCardinality-2024-06 62072563 m, 74060 m/sec, 477447889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2269 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 735/2061 281/2000 CO4-PT-20-CTLCardinality-2024-06 62457524 m, 76992 m/sec, 480655153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2274 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 740/2061 283/2000 CO4-PT-20-CTLCardinality-2024-06 62825136 m, 73522 m/sec, 483940079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2279 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 745/2061 285/2000 CO4-PT-20-CTLCardinality-2024-06 63248140 m, 84600 m/sec, 487663121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2284 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 750/2061 287/2000 CO4-PT-20-CTLCardinality-2024-06 63675711 m, 85514 m/sec, 491274955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2289 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 755/2061 289/2000 CO4-PT-20-CTLCardinality-2024-06 64103373 m, 85532 m/sec, 495052196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2294 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 760/2061 290/2000 CO4-PT-20-CTLCardinality-2024-06 64323216 m, 43968 m/sec, 497429272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2299 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 765/2061 291/2000 CO4-PT-20-CTLCardinality-2024-06 64494233 m, 34203 m/sec, 499228579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2304 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 770/2061 291/2000 CO4-PT-20-CTLCardinality-2024-06 64614696 m, 24092 m/sec, 500598324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2309 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 775/2061 294/2000 CO4-PT-20-CTLCardinality-2024-06 65102834 m, 97627 m/sec, 503905067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2314 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 780/2061 297/2000 CO4-PT-20-CTLCardinality-2024-06 65812184 m, 141870 m/sec, 508571625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2319 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CO4-PT-20-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 66045081
[[35mlola[0m][I] fired transitions : 510259297
[[35mlola[0m][I] time used : 782
[[35mlola[0m][I] memory pages used : 299
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2324 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2329 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2334 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2339 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2344 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2349 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2354 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2359 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2364 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2369 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-04: DISJ true state space /EXEG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-05: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-20-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2374 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-20-CTLCardinality-2024-01: CTL true CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-20"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-20, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899500153"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-20.tgz
mv CO4-PT-20 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;