About the Execution of LoLA for CO4-PT-19
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8563.808 | 3600000.00 | 853800.00 | 9578.60 | ??????T?FF???F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899500148.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-19, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899500148
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 716K
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 8.8K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 332K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-19-LTLFireability-00
FORMULA_NAME CO4-PT-19-LTLFireability-01
FORMULA_NAME CO4-PT-19-LTLFireability-02
FORMULA_NAME CO4-PT-19-LTLFireability-03
FORMULA_NAME CO4-PT-19-LTLFireability-04
FORMULA_NAME CO4-PT-19-LTLFireability-05
FORMULA_NAME CO4-PT-19-LTLFireability-06
FORMULA_NAME CO4-PT-19-LTLFireability-07
FORMULA_NAME CO4-PT-19-LTLFireability-08
FORMULA_NAME CO4-PT-19-LTLFireability-09
FORMULA_NAME CO4-PT-19-LTLFireability-10
FORMULA_NAME CO4-PT-19-LTLFireability-11
FORMULA_NAME CO4-PT-19-LTLFireability-12
FORMULA_NAME CO4-PT-19-LTLFireability-13
FORMULA_NAME CO4-PT-19-LTLFireability-14
FORMULA_NAME CO4-PT-19-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717409893255
FORMULA CO4-PT-19-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 274 transitions removed,201 places removed
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 CO4-PT-19-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 47 CO4-PT-19-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for CO4-PT-19-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for CO4-PT-19-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CO4-PT-19-LTLFireability-07
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 35 CO4-PT-19-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 35 CO4-PT-19-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 28 CO4-PT-19-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for CO4-PT-19-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for CO4-PT-19-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 28 CO4-PT-19-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for CO4-PT-19-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for CO4-PT-19-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for CO4-PT-19-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for CO4-PT-19-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 4/276 5/2000 CO4-PT-19-LTLFireability-07 711579 m, 142315 m/sec, 1576566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 9/276 10/2000 CO4-PT-19-LTLFireability-07 1443829 m, 146450 m/sec, 3259430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 14/276 15/2000 CO4-PT-19-LTLFireability-07 2164266 m, 144087 m/sec, 4982999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 19/276 21/2000 CO4-PT-19-LTLFireability-07 2945579 m, 156262 m/sec, 7015577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 24/276 26/2000 CO4-PT-19-LTLFireability-07 3673994 m, 145683 m/sec, 9170785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 29/276 31/2000 CO4-PT-19-LTLFireability-07 4444481 m, 154097 m/sec, 11419788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 34/276 36/2000 CO4-PT-19-LTLFireability-07 5261276 m, 163359 m/sec, 13844596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 39/276 41/2000 CO4-PT-19-LTLFireability-07 6022835 m, 152311 m/sec, 16243473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 44/276 46/2000 CO4-PT-19-LTLFireability-07 6719571 m, 139347 m/sec, 18342405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 49/276 50/2000 CO4-PT-19-LTLFireability-07 7429341 m, 141954 m/sec, 20420996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 54/276 54/2000 CO4-PT-19-LTLFireability-07 8053010 m, 124733 m/sec, 22965895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 59/276 59/2000 CO4-PT-19-LTLFireability-07 8741205 m, 137639 m/sec, 24798315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 64/276 64/2000 CO4-PT-19-LTLFireability-07 9406652 m, 133089 m/sec, 26621697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 69/276 68/2000 CO4-PT-19-LTLFireability-07 10074406 m, 133550 m/sec, 28478328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 74/276 72/2000 CO4-PT-19-LTLFireability-07 10741640 m, 133446 m/sec, 30350080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 79/276 77/2000 CO4-PT-19-LTLFireability-07 11465772 m, 144826 m/sec, 32079592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 84/276 82/2000 CO4-PT-19-LTLFireability-07 12174285 m, 141702 m/sec, 34263486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 89/276 87/2000 CO4-PT-19-LTLFireability-07 12859306 m, 137004 m/sec, 36448014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 94/276 91/2000 CO4-PT-19-LTLFireability-07 13513131 m, 130765 m/sec, 38706813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 99/276 95/2000 CO4-PT-19-LTLFireability-07 14181254 m, 133624 m/sec, 40664571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 104/276 100/2000 CO4-PT-19-LTLFireability-07 14837934 m, 131336 m/sec, 42576879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 109/276 104/2000 CO4-PT-19-LTLFireability-07 15490823 m, 130577 m/sec, 44515439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 114/276 108/2000 CO4-PT-19-LTLFireability-07 16103406 m, 122516 m/sec, 46199561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 119/276 112/2000 CO4-PT-19-LTLFireability-07 16620068 m, 103332 m/sec, 47817396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 124/276 115/2000 CO4-PT-19-LTLFireability-07 17135226 m, 103031 m/sec, 49409480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 129/276 118/2000 CO4-PT-19-LTLFireability-07 17684543 m, 109863 m/sec, 50826664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 134/276 122/2000 CO4-PT-19-LTLFireability-07 18220539 m, 107199 m/sec, 52429123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 139/276 126/2000 CO4-PT-19-LTLFireability-07 18728485 m, 101589 m/sec, 54287475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 144/276 129/2000 CO4-PT-19-LTLFireability-07 19256622 m, 105627 m/sec, 56190531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 149/276 132/2000 CO4-PT-19-LTLFireability-07 19756853 m, 100046 m/sec, 58104394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 154/276 136/2000 CO4-PT-19-LTLFireability-07 20284983 m, 105626 m/sec, 60168323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 159/276 140/2000 CO4-PT-19-LTLFireability-07 20845434 m, 112090 m/sec, 62067132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 164/276 143/2000 CO4-PT-19-LTLFireability-07 21359282 m, 102769 m/sec, 63707000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 169/276 146/2000 CO4-PT-19-LTLFireability-07 21866208 m, 101385 m/sec, 65361873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 174/276 150/2000 CO4-PT-19-LTLFireability-07 22371852 m, 101128 m/sec, 67119138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 179/276 153/2000 CO4-PT-19-LTLFireability-07 22899268 m, 105483 m/sec, 68961902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 184/276 158/2000 CO4-PT-19-LTLFireability-07 23637617 m, 147669 m/sec, 70594202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 189/276 163/2000 CO4-PT-19-LTLFireability-07 24341343 m, 140745 m/sec, 72218819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 194/276 168/2000 CO4-PT-19-LTLFireability-07 25031561 m, 138043 m/sec, 73853383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 199/276 173/2000 CO4-PT-19-LTLFireability-07 25796286 m, 152945 m/sec, 75804766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 204/276 178/2000 CO4-PT-19-LTLFireability-07 26508539 m, 142450 m/sec, 77900973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 209/276 182/2000 CO4-PT-19-LTLFireability-07 27237152 m, 145722 m/sec, 80131017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 214/276 188/2000 CO4-PT-19-LTLFireability-07 28055428 m, 163655 m/sec, 82391810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 219/276 193/2000 CO4-PT-19-LTLFireability-07 28803833 m, 149681 m/sec, 84780912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 224/276 197/2000 CO4-PT-19-LTLFireability-07 29511207 m, 141474 m/sec, 86938364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 229/276 202/2000 CO4-PT-19-LTLFireability-07 30191675 m, 136093 m/sec, 88896578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 234/276 206/2000 CO4-PT-19-LTLFireability-07 30825032 m, 126671 m/sec, 91529208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 239/276 211/2000 CO4-PT-19-LTLFireability-07 31498986 m, 134790 m/sec, 93307316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 244/276 215/2000 CO4-PT-19-LTLFireability-07 32168083 m, 133819 m/sec, 95143944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 249/276 219/2000 CO4-PT-19-LTLFireability-07 32819547 m, 130292 m/sec, 96973049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 254/276 224/2000 CO4-PT-19-LTLFireability-07 33452562 m, 126603 m/sec, 98847339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 259/276 228/2000 CO4-PT-19-LTLFireability-07 34137976 m, 137082 m/sec, 100488927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 264/276 233/2000 CO4-PT-19-LTLFireability-07 34818151 m, 136035 m/sec, 102396323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 269/276 237/2000 CO4-PT-19-LTLFireability-07 35498812 m, 136132 m/sec, 104552610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 274/276 242/2000 CO4-PT-19-LTLFireability-07 36149204 m, 130078 m/sec, 106781587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for CO4-PT-19-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-19-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CO4-PT-19-LTLFireability-07
[[35mlola[0m][I] time limit : 3319 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-19-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2213
[[35mlola[0m][I] fired transitions : 5293
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for CO4-PT-19-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CO4-PT-19-LTLFireability-14
[[35mlola[0m][I] time limit : 301 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CO4-PT-19-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 54
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CO4-PT-19-LTLFireability-11
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for CO4-PT-19-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 54
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CO4-PT-19-LTLFireability-10
[[35mlola[0m][I] time limit : 368 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for CO4-PT-19-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 54
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 CO4-PT-19-LTLFireability-05
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 5/414 3/2000 CO4-PT-19-LTLFireability-05 350878 m, 70175 m/sec, 1416158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 10/414 5/2000 CO4-PT-19-LTLFireability-05 626270 m, 55078 m/sec, 2663226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 15/414 7/2000 CO4-PT-19-LTLFireability-05 914374 m, 57620 m/sec, 4032121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 20/414 8/2000 CO4-PT-19-LTLFireability-05 1135155 m, 44156 m/sec, 5185714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 25/414 9/2000 CO4-PT-19-LTLFireability-05 1335862 m, 40141 m/sec, 6248375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 30/414 11/2000 CO4-PT-19-LTLFireability-05 1526049 m, 38037 m/sec, 7321437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 35/414 12/2000 CO4-PT-19-LTLFireability-05 1750801 m, 44950 m/sec, 8551561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 40/414 14/2000 CO4-PT-19-LTLFireability-05 2012569 m, 52353 m/sec, 9761182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 45/414 16/2000 CO4-PT-19-LTLFireability-05 2269078 m, 51301 m/sec, 10961909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 50/414 17/2000 CO4-PT-19-LTLFireability-05 2510936 m, 48371 m/sec, 12300197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 55/414 18/2000 CO4-PT-19-LTLFireability-05 2697105 m, 37233 m/sec, 13442714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 60/414 19/2000 CO4-PT-19-LTLFireability-05 2845025 m, 29584 m/sec, 14381069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 65/414 20/2000 CO4-PT-19-LTLFireability-05 3007530 m, 32501 m/sec, 15417636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 70/414 21/2000 CO4-PT-19-LTLFireability-05 3160725 m, 30639 m/sec, 16443914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 75/414 23/2000 CO4-PT-19-LTLFireability-05 3322322 m, 32319 m/sec, 17593942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 80/414 24/2000 CO4-PT-19-LTLFireability-05 3562784 m, 48092 m/sec, 18952697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 85/414 25/2000 CO4-PT-19-LTLFireability-05 3756496 m, 38742 m/sec, 20110049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 90/414 27/2000 CO4-PT-19-LTLFireability-05 3924098 m, 33520 m/sec, 21171087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 95/414 27/2000 CO4-PT-19-LTLFireability-05 4049661 m, 25112 m/sec, 21952734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 100/414 29/2000 CO4-PT-19-LTLFireability-05 4230870 m, 36241 m/sec, 23112753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 105/414 29/2000 CO4-PT-19-LTLFireability-05 4377931 m, 29412 m/sec, 24119690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 110/414 31/2000 CO4-PT-19-LTLFireability-05 4591206 m, 42655 m/sec, 25354208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 115/414 33/2000 CO4-PT-19-LTLFireability-05 4912184 m, 64195 m/sec, 26633925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 120/414 35/2000 CO4-PT-19-LTLFireability-05 5186012 m, 54765 m/sec, 27874546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 125/414 37/2000 CO4-PT-19-LTLFireability-05 5471233 m, 57044 m/sec, 29216897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 130/414 38/2000 CO4-PT-19-LTLFireability-05 5689663 m, 43686 m/sec, 30361679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 135/414 39/2000 CO4-PT-19-LTLFireability-05 5888778 m, 39823 m/sec, 31428000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 140/414 41/2000 CO4-PT-19-LTLFireability-05 6073162 m, 36876 m/sec, 32512841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 145/414 42/2000 CO4-PT-19-LTLFireability-05 6335960 m, 52559 m/sec, 33873609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 150/414 44/2000 CO4-PT-19-LTLFireability-05 6598110 m, 52430 m/sec, 35097671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 155/414 46/2000 CO4-PT-19-LTLFireability-05 6864040 m, 53186 m/sec, 36386118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 160/414 47/2000 CO4-PT-19-LTLFireability-05 7083200 m, 43832 m/sec, 37659226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 165/414 49/2000 CO4-PT-19-LTLFireability-05 7259969 m, 35353 m/sec, 38757599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 170/414 49/2000 CO4-PT-19-LTLFireability-05 7409109 m, 29828 m/sec, 39704042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 175/414 51/2000 CO4-PT-19-LTLFireability-05 7574223 m, 33022 m/sec, 40805871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 180/414 52/2000 CO4-PT-19-LTLFireability-05 7724913 m, 30138 m/sec, 41872586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 185/414 53/2000 CO4-PT-19-LTLFireability-05 7964579 m, 47933 m/sec, 43335089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 190/414 55/2000 CO4-PT-19-LTLFireability-05 8183520 m, 43788 m/sec, 44598012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 195/414 56/2000 CO4-PT-19-LTLFireability-05 8360633 m, 35422 m/sec, 45694742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 200/414 57/2000 CO4-PT-19-LTLFireability-05 8503320 m, 28537 m/sec, 46589041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 205/414 58/2000 CO4-PT-19-LTLFireability-05 8675543 m, 34444 m/sec, 47711929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 210/414 59/2000 CO4-PT-19-LTLFireability-05 8826421 m, 30175 m/sec, 48755529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 215/414 60/2000 CO4-PT-19-LTLFireability-05 9061710 m, 47057 m/sec, 50132550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 220/414 62/2000 CO4-PT-19-LTLFireability-05 9308821 m, 49422 m/sec, 51378999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 225/414 64/2000 CO4-PT-19-LTLFireability-05 9546514 m, 47538 m/sec, 52626389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 230/414 65/2000 CO4-PT-19-LTLFireability-05 9794530 m, 49603 m/sec, 53888704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 235/414 67/2000 CO4-PT-19-LTLFireability-05 10030232 m, 47140 m/sec, 55119700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 240/414 68/2000 CO4-PT-19-LTLFireability-05 10263183 m, 46590 m/sec, 56296994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 245/414 70/2000 CO4-PT-19-LTLFireability-05 10495342 m, 46431 m/sec, 57513502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 250/414 71/2000 CO4-PT-19-LTLFireability-05 10743344 m, 49600 m/sec, 58786898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 255/414 73/2000 CO4-PT-19-LTLFireability-05 10989605 m, 49252 m/sec, 60050080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 260/414 75/2000 CO4-PT-19-LTLFireability-05 11233609 m, 48800 m/sec, 61300454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 265/414 76/2000 CO4-PT-19-LTLFireability-05 11474232 m, 48124 m/sec, 62549938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 270/414 78/2000 CO4-PT-19-LTLFireability-05 11708130 m, 46779 m/sec, 63764973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 275/414 80/2000 CO4-PT-19-LTLFireability-05 11994734 m, 57320 m/sec, 65030242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 280/414 82/2000 CO4-PT-19-LTLFireability-05 12280070 m, 57067 m/sec, 66308845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 285/414 83/2000 CO4-PT-19-LTLFireability-05 12555477 m, 55081 m/sec, 67602805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 290/414 85/2000 CO4-PT-19-LTLFireability-05 12777532 m, 44411 m/sec, 68829994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 295/414 87/2000 CO4-PT-19-LTLFireability-05 13039126 m, 52318 m/sec, 70104992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 300/414 88/2000 CO4-PT-19-LTLFireability-05 13285562 m, 49287 m/sec, 71336674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 305/414 90/2000 CO4-PT-19-LTLFireability-05 13580166 m, 58920 m/sec, 72585707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 310/414 92/2000 CO4-PT-19-LTLFireability-05 13914807 m, 66928 m/sec, 73902863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 315/414 94/2000 CO4-PT-19-LTLFireability-05 14182849 m, 53608 m/sec, 75157280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 320/414 96/2000 CO4-PT-19-LTLFireability-05 14463017 m, 56033 m/sec, 76435182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 325/414 98/2000 CO4-PT-19-LTLFireability-05 14752904 m, 57977 m/sec, 77713030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 330/414 100/2000 CO4-PT-19-LTLFireability-05 15068353 m, 63089 m/sec, 78996262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 335/414 103/2000 CO4-PT-19-LTLFireability-05 15428558 m, 72041 m/sec, 80474673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 340/414 104/2000 CO4-PT-19-LTLFireability-05 15700276 m, 54343 m/sec, 81732270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 345/414 106/2000 CO4-PT-19-LTLFireability-05 15969543 m, 53853 m/sec, 83009667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 350/414 108/2000 CO4-PT-19-LTLFireability-05 16284988 m, 63089 m/sec, 84447258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 355/414 110/2000 CO4-PT-19-LTLFireability-05 16589366 m, 60875 m/sec, 85863067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 360/414 112/2000 CO4-PT-19-LTLFireability-05 16876442 m, 57415 m/sec, 87185675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 365/414 114/2000 CO4-PT-19-LTLFireability-05 17126018 m, 49915 m/sec, 88494056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 370/414 116/2000 CO4-PT-19-LTLFireability-05 17396490 m, 54094 m/sec, 89770201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 375/414 117/2000 CO4-PT-19-LTLFireability-05 17660844 m, 52870 m/sec, 91041483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 380/414 119/2000 CO4-PT-19-LTLFireability-05 17907545 m, 49340 m/sec, 92215963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 385/414 121/2000 CO4-PT-19-LTLFireability-05 18139110 m, 46313 m/sec, 93384377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 390/414 122/2000 CO4-PT-19-LTLFireability-05 18357017 m, 43581 m/sec, 94541982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 395/414 123/2000 CO4-PT-19-LTLFireability-05 18579372 m, 44471 m/sec, 95704639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 400/414 125/2000 CO4-PT-19-LTLFireability-05 18791521 m, 42429 m/sec, 96869364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 405/414 126/2000 CO4-PT-19-LTLFireability-05 18983821 m, 38460 m/sec, 97890082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 410/414 127/2000 CO4-PT-19-LTLFireability-05 19114429 m, 26121 m/sec, 98645951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 18 (type EXCL) for CO4-PT-19-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-19-LTLFireability-03
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 CO4-PT-19-LTLFireability-05
[[35mlola[0m][I] time limit : 2899 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for CO4-PT-19-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 150559
[[35mlola[0m][I] fired transitions : 655372
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 5/414 3/5 CO4-PT-19-LTLFireability-05 352930 m, -3752299 m/sec, 1424036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 10/414 5/5 CO4-PT-19-LTLFireability-05 631776 m, 55769 m/sec, 2684209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 18 (type EXCL) for CO4-PT-19-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-19-LTLFireability-02
[[35mlola[0m][I] time limit : 480 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-19-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-19-LTLFireability-01
[[35mlola[0m][I] time limit : 576 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/576 3/2000 CO4-PT-19-LTLFireability-01 352873 m, 70574 m/sec, 1423815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/576 5/2000 CO4-PT-19-LTLFireability-01 637193 m, 56864 m/sec, 2705028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/576 7/2000 CO4-PT-19-LTLFireability-01 927339 m, 58029 m/sec, 4089822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/576 8/2000 CO4-PT-19-LTLFireability-01 1149097 m, 44351 m/sec, 5263036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/576 10/2000 CO4-PT-19-LTLFireability-01 1357722 m, 41725 m/sec, 6362032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/576 11/2000 CO4-PT-19-LTLFireability-01 1548163 m, 38088 m/sec, 7450070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/576 12/2000 CO4-PT-19-LTLFireability-01 1794619 m, 49291 m/sec, 8741561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/576 14/2000 CO4-PT-19-LTLFireability-01 2059606 m, 52997 m/sec, 9975303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/576 16/2000 CO4-PT-19-LTLFireability-01 2324770 m, 53032 m/sec, 11236504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/576 17/2000 CO4-PT-19-LTLFireability-01 2553625 m, 45771 m/sec, 12561459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/576 19/2000 CO4-PT-19-LTLFireability-01 2740769 m, 37428 m/sec, 13720245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/576 20/2000 CO4-PT-19-LTLFireability-01 2879283 m, 27702 m/sec, 14586466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/576 21/2000 CO4-PT-19-LTLFireability-01 3056725 m, 35488 m/sec, 15735808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/576 22/2000 CO4-PT-19-LTLFireability-01 3206183 m, 29891 m/sec, 16753308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/576 23/2000 CO4-PT-19-LTLFireability-01 3401596 m, 39082 m/sec, 18049229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/576 25/2000 CO4-PT-19-LTLFireability-01 3637087 m, 47098 m/sec, 19403700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/576 26/2000 CO4-PT-19-LTLFireability-01 3829959 m, 38574 m/sec, 20572582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/576 27/2000 CO4-PT-19-LTLFireability-01 3980905 m, 30189 m/sec, 21520130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/576 28/2000 CO4-PT-19-LTLFireability-01 4151167 m, 34052 m/sec, 22596440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/576 29/2000 CO4-PT-19-LTLFireability-01 4308743 m, 31515 m/sec, 23643767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/576 30/2000 CO4-PT-19-LTLFireability-01 4475747 m, 33400 m/sec, 24824958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CO4-PT-19-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4693422
[[35mlola[0m][I] fired transitions : 25825319
[[35mlola[0m][I] time used : 109
[[35mlola[0m][I] memory pages used : 32
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-19-LTLFireability-00
[[35mlola[0m][I] time limit : 693 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-19-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12382
[[35mlola[0m][I] fired transitions : 26108
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 CO4-PT-19-LTLFireability-05
[[35mlola[0m][I] time limit : 924 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for CO4-PT-19-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-19-LTLFireability-12
[[35mlola[0m][I] time limit : 1387 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CO4-PT-19-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 CO4-PT-19-LTLFireability-04
[[35mlola[0m][I] time limit : 2774 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for CO4-PT-19-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2037 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2042 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2047 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2052 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2057 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2062 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2067 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2072 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2077 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2082 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2087 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2092 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2097 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2102 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2107 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2112 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2117 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2122 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2127 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2132 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2137 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2142 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2147 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2152 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2157 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2162 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2167 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2172 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2177 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2182 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2187 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2192 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2197 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2202 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2207 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2212 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2217 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2222 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2227 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2232 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2237 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2242 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2247 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2252 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2257 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2262 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2267 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2272 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2277 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2282 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2287 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2292 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2297 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2302 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2307 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2312 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2317 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2322 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2327 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2332 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2337 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2342 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2347 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2352 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2357 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2362 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-LTLFireability-08: CONJ false findpath[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-19"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-19, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899500148"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-19.tgz
mv CO4-PT-19 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;